Comparison research between XY and odd-even routing algorithm of a 2-dimension 3x3 mesh topology network-on-chip

Proceedings of the 2009 WRI Global Congress on Intelligent Systems, GCIS 2009

Volumn 3, Issue , 2009, Pages 329-333

  Wang, Zhang ^a   Ligang, Hou ^a   Jinhui, Wang ^a   Shuqin, Geng ^a   Wuchen, Wu ^a  

^a BEIJING UNIVERSITY OF TECHNOLOGY   (China)

Author keywords

Network on chip; Odd even routing algorithm; System on chip; Xy routing algorithm

Indexed keywords

CONSTANT BIT RATE; DETERMINISTIC ROUTING ALGORITHMS; DISTRIBUTED ADAPTIVE ROUTING ALGORITHMS; MESH TOPOLOGIES; NETWORK-ON-CHIP; NOC DESIGN; ODD-EVEN ROUTING ALGORITHM; SIMULATION RESULT; SYSTEM ON CHIP DESIGN; SYSTEM-ON-CHIP; TRAFFIC CONDITIONS; XY ROUTING ALGORITHM;

ADAPTIVE ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; BITS; ELECTRIC NETWORK TOPOLOGY; INTELLIGENT SYSTEMS; PARAMETER ESTIMATION; PROGRAMMABLE LOGIC CONTROLLERS; ROUTERS; TOPOLOGY;

ROUTING ALGORITHMS;

EID: 70449449079     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/GCIS.2009.110     Document Type: Conference Paper

References (10)

1. P. Guerrier and A. Greiner, "A generic architecture for on-chip packet-switched interconnections,"Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE 2000), Mar. 2000, pp. 250-256, doi: 10.1109/DATE.2000.840047.
2. A. Hemani, A. Jantsch, S. Kumar, A. Postula, J. Oberg, M. Millberg. et al, "Network on a chip: an architecture for billion transistor era," Proc. IEEE NorChip, 2000.
3. W. Dally and B. Towles, "Route packets, not wires: on-chip interconnection networks," Proc. Design Automation Conference, Jun. 2001, pp. 684-689.
4. M. Sqroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, et al."Addressing the system-on-a-chip interconnect woes through communication-based design", Proc. Design Automation Conference, Jun 2001, pp.667-672.
5. S. Kumar, A. Jantsch, J. Soininen, M. Forsell, M. Millberg, J. Oberg . et al, "A network on chip architecture and design methodology," Proc. IEEE Computer Society Annual Symposium on VLSI, Apr. 2002, pp. 105-112, doi: 10.1109/ISVLSI.2002.1016885.
6. R. Marculescu, H. Jingcao, U. Y. Ogras, "Key research problems in NoC design: a holistic perspective," Proc. Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05) , Sept. 2005, pp.69-74, doi: 10.1145/1084834.1084856.
7. J. Walrand, P. Varaiya, High-performance communication networks. Morgan Kaufman, 2000.
8. J. Duato, S. Yalamanchili, L. Ni, Interconnection networks: an engineering approach, Morgan Kaufmann, Revised Edition, 2002.
9. L. M. Ni, P. K. Mckinley, "A Survey of Wormhole Routing Techniques in Direct Networks", Computer, vol. 26(2), Feb 1993, pp. 62 -76, doi: 10.1109/2.191995
10. L. Jain. NIRGAM Version 1.1 Manual, Sep 2007, pp. 1-2.