Enabling back propagation training of memristor crossbar neuromorphic processors

Proceedings of the International Joint Conference on Neural Networks

Volumn , Issue , 2014, Pages 21-28

  Hasan, Raqibul ^a   Taha, Tarek M ^a  

^a UNIVERSITY OF DAYTON   (United States)

Author keywords

memristor crossbars; Neural networks; neuromorphic architectures

Indexed keywords

BACKPROPAGATION; ENERGY EFFICIENCY; INTEGRATED CIRCUIT DESIGN; LOW POWER ELECTRONICS; MEMRISTORS; NETWORK LAYERS; NEURAL NETWORKS; SPICE;

DEEP BELIEF NETWORKS; HIGH PERFORMANCE IMPLEMENTATIONS; LAYERED NEURAL NETWORK; MEMRISTOR; MULTILAYERED NEURAL NETWORKS; NEUROMORPHIC ARCHITECTURES; NEUROMORPHIC HARDWARES; PROCESSING SYSTEMS;

MULTILAYER NEURAL NETWORKS;

EID: 84908469042     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IJCNN.2014.6889893     Document Type: Conference Paper

References (28)

1. T. M. Taha, R. Hasan, C. Yakopcic, and M. R. McLean, "Exploring the Design Space of Specialized Multicore Neural Processors", IEEE International Joint Conference on Neural Networks (IJCNN), August 2013.
2. B. Belhadj, A. J. L. Zheng, R. Héliot, and O. Temam. "Continuous real-world inputs can open up alternative accelerator designs", SIGARCH Comput. Archit. News 41, 3 (June 2013)
3. H. Esmaeilzadeh, E. Blem, R. Amant, K. Sankaralingam, and D. Burger, "Dark silicon and the end of multicore scaling", in Proceeding of the 38th Annual International Symposium on Computer Architecture, 2011, pp. 365-376.
4. T. Chen, Y. Chen, M. Duranton, Q. Guo, A. Hashmi, M. Lipasti, A. Nere, S. Qiu, M. Sebag, O. Temam, "BenchNN: On the Broad Potential Application Scope of Hardware Neural Network Accelerators", IEEE International Symposium on Workload Characterization (IISWC), November 2012.
5. P. Dubey, "Recognition, mining and synthesis moves computers to the era of tera", Technology@Intel Magazine, Feb. 2005.
6. H. Esmaeilzadeh, A. Sampson, L. Ceze, and D. Burger, "Neural Acceleration for General-Purpose Approximate Programs", International Symposium on Microarchitecture (MICRO), 2012.
7. L. O. Chua, "Memristor-The Missing Circuit Element", IEEE Transactions on Circuit Theory, 18(5), 507-519 (1971).
8. D. Chabi, W. Zhao, D. Querlioz, J.-O. Klein, "Robust Neural Logic Block (NLB) Based on Memristor Crossbar Array" IEEE/ACM International Symposium on Nanoscale Architectures, pp. 137-143, 2011.
9. C. Zamarreño-Ramos, L. A. Camuñas-Mesa, J. A. Pérez-Carrasco, T. Masquelier, T. Serrano-Gotarredona, and B. Linares-Barranco, "On spike-timing-dependent-plasticity, memristive devices, and building a self-learning visual cortex", Frontiers in Neuroscience, Neuromorphic Engineering, vol. 5, pp. 1-22, Article 26, Mar. 2011.
10. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing Memristor found", Nature, 453, 80-83 (2008).
11. S. H. Jo, K.-H. Kim, and W. Lu, "High-Density Crossbar Arrays Based on a Si Memristive System" Nano Letters, 9(2), 2009, pp. 870-874.
12. G. S. Snider, "Cortical Computing with Memristive Nanodevices", SciDAC Review, (2008).
13. Russell, S. & Norvig, P. (2002). Artificial Intelligence: A Modern Approach (2nd Edition). Prentice Hall, ISBN-13:978-01379039555.
14. D. C. Ciresan, U. Meier, L. M. Gambardella, and J. Schmidhuber, "Deep, big, simple neural nets for handwritten digit recognition", Journal of Neural Computation, Vol. 22, issue 12, 3207-3220, 2010.
15. S. B. Furber, S. Temple and A. D. Brown, "High-Performance Computing for Systems of Spiking Neurons", Proceedings of AISB'06 workshop on GC5: Architecture of Brain and Mind, vol. 2, pp 29-36, Bristol, April, 2006.
16. J. Schemmel, J. Fieres, K. Meier, "Wafer-Scale Integration of Analog Neural Networks", IEEE International Joint Conference on Neural Networks (IJCNN), 2008.
17. P. Merolla, J. Arthur, F. Akopyan, N. Imam, R. Manohar, D. S. Modha, "A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm", IEEE Custom Integrated Circuits Conference (CICC), vol., no., pp. 1-4, 19-21 Sept. 2011.
18. J. V. Arthur, P. A. Merolla, F. Akopyan, R. Alvarez, A. Cassidy, S. Chandra, S. K. Esser, N. Imam, W. Risk, D. B. D. Rubin, R. Manohar, D. S. Modha, "Building block of a programmable neuromorphic substrate: A digital neurosynaptic core", The International Joint Conference on Neural Networks (IJCNN), pp. 1-8, June 2012.
19. G. Indiveri, B. L. Barranco, T. J. Hamilton, A. van Schaik, R. E. Cummings, T. Delbruck, S. C. Liu, P. Dudek, P. Häfliger, S. Renaud, J. Schemmel, G. Cauwenberghs, J. Arthur, K. Hynna, F. Folowosele, S. Saighi, T. S. Gotarredona, J. Wijekoon, Y. Wang, and K. Boahen, "Neuromorphic silicon neuron circuits", Frontier of Neuroscience, 2011.
20. P. A. Merolla, K. Boahen, "Dynamic computation in a recurrent network of heterogeneous silicon neurons", Proceedings of IEEE International Symposium on Circuits and Systems, May 2006.
21. J. H. B. Wijekoon, P. Dudek, "Compact silicon neuron circuit with spiking and bursting behaviour", Proceedings of Neural Networks, Volume 21, Issues 2-3, Pages 524-534, 2008.
22. J. Lin, P. Merolla, J. Arthur, K. Boahen, "Programmable Connections in Neuromorphic Grids", IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 80-84, Aug. 2006.
23. C. Zamarreño-Ramos, L. A. Camuñas-Mesa, J. A. Pérez-Carrasco, T. Masquelier, T. Serrano-Gotarredona, and B. Linares-Barranco, "On spike-timing-dependent-plasticity, memristive devices, and building a self-learning visual cortex", Frontiers in Neuroscience, Neuromorphic Engineering, vol. 5, pp. 1-22, Article 26, Mar. 2011.
24. D. Chabi, W. Zhao, D. Querlioz, and J.-O. Klein, "Robust neural logic block (NLB) based on memristor crossbar array", in Proc. NANOARCH, 2011, pp. 137-143.
25. D. Chabi, W. Zhao, D. Querlioz, J-O. Klein, "Robust Neural Logic Block (NLB) based on Memristor Crossbar Array", IEEE/ACM ISNA, pp. 137-143 (2011).
26. F. Alibart, E. Zamanidoost, and D. B. Strukov, "Pattern classification by memristive crossbar circuits with ex-situ and in-situ training", Nature Communications, 2013.
27. C. Yakopcic, T. M. Taha, G. Subramanyam, and R. E. Pino, "Memristor SPICE Model and Crossbar Simulation Based on Devices with Nanosecond Switching Time", IEEE International Joint Conference on Neural Networks (IJCNN), August 2013.
28. http://archive.ics.uci.edu/ml/datasets/Breast+Cancer+Wisconsin+ (Dia gnostic)