Memristor SPICE model and crossbar simulation based on devices with nanosecond switching time

Proceedings of the International Joint Conference on Neural Networks

Volumn , Issue , 2013, Pages

  Yakopcic, Chris ^a   Taha, Tarek M ^a   Subramanyam, Guru ^a   Pino, Robinson E ^b  

^a UNIVERSITY OF DAYTON   (United States)

^b ICF INTERNATIONAL   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONVERGENCE ERRORS; CROSSBAR CIRCUITS; CURRENT-VOLTAGE RELATIONSHIP; HIGH-SPEED DEVICES; NEURAL CLASSIFIERS; POTENTIAL METHODS; POWER CALCULATION; SWITCHING CHARACTERISTICS;

COMPUTER SIMULATION; MEMRISTORS; NEURAL NETWORKS; PASSIVE FILTERS; SWITCHING;

SPICE;

EID: 84893597755     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IJCNN.2013.6706773     Document Type: Conference Paper

References (25)

1. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing Memristor found, " Nature, 453, 80-83 (2008).
2. R. Williams, "How We Found The Missing Memristor, " IEEE Spectrum, vol. 45, no. 12, pp. 28-35, 2008.
3. Y. N. Joglekar and S. J. Wolf, "The elusive memristor: properties of basic electrical circuits, " European Journal of Physics, 30(661), (2009).
4. M. Laiho, E. Lehtonen, A. Russel, and P. Dudek, "Memristive synapses are becoming a reality, " The Neuromorhic Engineer, (2010).
5. R. E. Pino, J. W. Bohl, N. McDonald, B. Wysocki, P. Rozwood, K. A. Campbell, A. Oblea, and A. Timilsina, "Compact method for modeling and simulation of memristor devices: Ion conductor chalcogenide-based memristor devices, " IEEE/ACM International Symposium on Nanoscale Architectures, pp. 1 - 4, (2010).
6. C. Yakopcic, T. M. Taha, G. Subramanyam, R. E. Pino, S. Rogers, "A Memristor Device Model, " IEEE Electron Device Letters, Oct. 2011.
7. Z. Biolek, D. Biolek, V. Biolková, "Spice Model of Memristor with Nonlinear Dopant Drift, " Radioengineering, 18(2), 210-214 (2009).
8. D. Batas, H. Fiedler, "A Memristor SPICE Implementation and a New Approach for Magnetic Flux-Controlled Memristor Modeling, " IEEE Transactions on Nanotechnology, 10(2), 2011.
9. A. Rak and G. Cserey, "Macromodeling of the memristor in spice, " Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 29(4), pp. 632 -636, Apr. 2010.
10. S. Benderli and T. Wey, "On SPICE macromodelling of TiO2 memristors, " Electronics Letters, 45(7), pp. 377-379, 2009.
11. M. Mahvash and A. C. Parker, "A memristor SPICE model for designing memristor circuits, " Aug. 2010, pp. 989 -992.
12. E. Lehtonen and M. Laiho, "CNN using memristors for neighborhood connections, " feb. 2010, pp. 1 -4.
13. T. Chang, S. H. Jo, K. H. Kim, P. Sheridan, S. Gaba, W. Lu, "Synaptic behaviors and modeling of a metal oxide memristor device, " Applied Physics A, 102 pp. 857-863, (2011).
14. H. Abdalla, and M. D. Pickett, "SPICE Modeling of Memristors, " ISCAS (2011).
15. L. O. Chua, Leon O, "Memristor-The Missing Circuit Element, " IEEE Transactions on Circuit Theory, 18(5), 507-519 (1971).
16. S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, "Nanoscale Memristor Device as Synapse in Neuromorphic Systems, " Nano Letters, 10 (2010).
17. G. S. Snider, "Cortical Computing with Memristive Nanodevices, " SciDAC Review, (2008).
18. A. S. Oblea, A. Timilsina, D. Moore, and K. A. Campbell, "Silver Chalcogenide Based Memristor Devices, " IJCNN, (2010).
19. F. Miao, J. P. Strachan, J. J. Yang, M.-X. Zhang, I. Goldfarb, A. C. Torrezan, P. Eschbach, R. D. Kelley, G. Medeiros-Ribeiro, R. S. Williams, 'Anatomy of a Nanoscale Conduction Channel Reveals the Mechanism of a High-Performance Memristor, " Advanced Materials, vol. 23, no. 47, pp. 5633-5640, Nov. 2011.
20. W. Lu, K.-H. Kim, T. Chang, S. Gaba, "Two-terminal resistive switches (memristors) for memory and logic applications, " in Proc. 16th Asia and South Pacific Design Automation Conference, 2011, pp. 217-223.
21. C.-N. Peng, C.-W. Wang, T.-C. Chan, W.-Y. Chang, Y.-C. Wang, H.- W. Tsai, W.-W. Wu, L.-J. Chen and Y.-L. Chueh, "Resistive switching of Au/ZnO/Au resistive memory: An in situ observation of conductive bridge formation, " Nanoscale Research Letters, 7:559, 2012, pp. 1-6.
22. Chen TPM., Tse S, Sun CQ, Fung S, Lo KF, "Snapback behaviour and its similarity to the switching behaviour in ultra-thin silicon dioxide films after hard breakdown, " J Phys D: Appl Phys 2001, 34:95-98.
23. X. Dong, C. Xu, S. Member, Y. Xie, and N. P. Jouppi, "NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory, " IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems, 31(7), July, 2012, pp. 994-1007.
24. T. M. Taha, R. Hasan, C. Yakopcic, and M. R. McLean, "Exploring the Design Space of Specialized Multicore Neural Processors, " IEEE International Joint Conference on Neural Networks (IJCNN), August 2013 (Accepted).
25. C. Yakopcic and T. M. Taha, "Energy Efficient Perceptron Pattern Recognition Using Segmented Memristor Crossbar Arrays, " IEEE International Joint Conference on Neural Networks (IJCNN), August 2013 (Accepted).