-
5
-
-
49549108733
-
TILE64 processor: A 64-core SoC with mesh interconnect
-
Feb
-
S. Bell, B. Edwards, J. Amann, R. Conlin, K. Joyce, V. Leung, J. MacKay, M. Reif, L. Bao, J. Brown, M. Mattina, C.-C. Miao, C. Ramey, D. Wentzlaff, W. Anderson, E. Berger, N. Fairbanks, D. Khan, F. Montenegro, J. Stickney, and J. Zook, "TILE64 processor: A 64-core SoC with mesh interconnect"in Proceedings of the International Solid-State Circuits Conference (ISSCC), Feb. 2008, pp. 88-89, 598
-
(2008)
Proceedings of the International Solid-State Circuits Conference (ISSCC)
, vol.598
, pp. 88-89
-
-
Bell, S.1
Edwards, B.2
Amann, J.3
Conlin, R.4
Joyce, K.5
Leung, V.6
Mackay, J.7
Reif, M.8
Bao, L.9
Brown, J.10
Mattina, M.11
Miao, C.-C.12
Ramey, C.13
Wentzlaff, D.14
Anderson, W.15
Berger, E.16
Fairbanks, N.17
Khan, D.18
Montenegro, F.19
Stickney, J.20
Zook, J.21
more..
-
6
-
-
0036149420
-
Networks on chips: A new SoC paradigm
-
Jan
-
L. Benini and G. De Micheli, "Networks on chips: a new SoC paradigm"Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002
-
(2002)
Computer
, vol.35
, Issue.1
, pp. 70-78
-
-
Benini, L.1
De Micheli, G.2
-
7
-
-
33745800231
-
A survey of research and practices of network-on-chip
-
T. Bjerregaard and S. Mahadevan, "A survey of research and practices of network-on-chip"ACM Computing Surveys, vol. 38, no. 1, 2006
-
(2006)
ACM Computing Surveys
, vol.38
, Issue.1
-
-
Bjerregaard, T.1
Mahadevan, S.2
-
9
-
-
33746286995
-
Principles and practices of interconnection networks san francisco
-
W. Dally and B. Towles, Principles and Practices of Interconnection Networks. San Francisco: Morgan Kaufmann Publishers Inc., 2003
-
(2003)
Morgan Kaufmann Publishers Inc
-
-
Dally, W.1
Towles, B.2
-
10
-
-
0025448089
-
Performance analysis of k-Ary n-cube interconnection networks
-
W. Dally, "Performance analysis of k-Ary n-cube interconnection networks"IEEE Transactions on Computers, vol. 39, no. 6, pp. 775-785, 1990
-
(1990)
IEEE Transactions on Computers
, vol.39
, Issue.6
, pp. 775-785
-
-
Dally, W.1
-
11
-
-
0023346637
-
Deadlock-free message routing in multiprocessor interconnection networks
-
W. Dally and C. Seitz, "Deadlock-free message routing in multiprocessor interconnection networks"IEEE Transactions on Computers, vol. 36, no. 5, pp. 547-553, 1987
-
(1987)
IEEE Transactions on Computers
, vol.36
, Issue.5
, pp. 547-553
-
-
Dally, W.1
Seitz, C.2
-
13
-
-
78650830897
-
Exploiting 162-nanosecond end-to-end communication latency on Anton
-
Nov
-
R. O. Dror, J. P. Grossman, K. M. Mackenzie, B. Towles, E. Chow, J. K. Salmon, C. Young, J. A. Bank, B. Batson, M. M. Deneroff, J. S. Kuskin, R. H. Larson, M. A. Moraes, and D. E. Shaw, "Exploiting 162-nanosecond end-to-end communication latency on Anton"in Proceedings of the Conference for High Performance Computing, Networking, Storage and Analysis (SC), Nov. 2010, pp. 1-12
-
(2010)
Proceedings of the Conference for High Performance Computing, Networking, Storage and Analysis (SC)
, pp. 1-12
-
-
Dror, R.O.1
Grossman, J.P.2
Mackenzie, K.M.3
Towles, B.4
Chow, E.5
Salmon, J.K.6
Young, C.7
Bank, J.A.8
Batson, B.9
Deneroff, M.M.10
Kuskin, J.S.11
Larson, R.H.12
Moraes, M.A.13
Shaw, D.E.14
-
14
-
-
27944434356
-
High-level power analysis for on-chip networks
-
Sep
-
N. Eisley and L.-S. Peh, "High-level power analysis for on-chip networks"in Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), Sep. 2004, pp. 104-115
-
(2004)
Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES)
, pp. 104-115
-
-
Eisley, N.1
Peh, L.-S.2
-
15
-
-
84875674071
-
Hardware support for fine-grained event-driven computation in Anton 2
-
Apr
-
J. P. Grossman, J. S. Kuskin, J. A. Bank, M. Theobald, R. O. Dror, D. J. Ierardi, R. H. Larson, U. B. Schafer, B. Towles, C. Young, and D. E. Shaw, "Hardware support for fine-grained event-driven computation in Anton 2"in Proceedings of the 18th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Apr. 2013, pp. 549-560
-
(2013)
Proceedings of the 18th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)
, pp. 549-560
-
-
Grossman, J.P.1
Kuskin, J.S.2
Bank, J.A.3
Theobald, M.4
Dror, R.O.5
Ierardi, D.J.6
Larson, R.H.7
Schafer, U.B.8
Towles, B.9
Young, C.10
Shaw, D.E.11
-
16
-
-
76749160934
-
Preemptive virtual clock: A flexible, efficient, and cost-effective QOS scheme for networks-on-chip
-
Dec
-
B. Grot, S. Keckler, and O. Mutlu, "Preemptive virtual clock: A flexible, efficient, and cost-effective QOS scheme for networks-on-chip"in Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), Dec. 2009, pp. 268-279
-
(2009)
Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)
, pp. 268-279
-
-
Grot, B.1
Keckler, S.2
Mutlu, O.3
-
17
-
-
24144490066
-
Designing and implementing a fast crossbar scheduler
-
P. Gupta and N. McKeown, "Designing and implementing a fast crossbar scheduler"IEEE Micro, vol. 19, no. 1, pp. 20-28, 1999
-
(1999)
IEEE Micro
, vol.19
, Issue.1
, pp. 20-28
-
-
Gupta, P.1
McKeown, N.2
-
19
-
-
79951719950
-
Probabilistic distance-based arbitration: Providing equality of service for many-core CMPs
-
Dec
-
M. M. Lee, J. Kim, D. Abts, M. Marty, and J. W. Lee, "Probabilistic distance-based arbitration: providing equality of service for many-core CMPs"in Proceedings of the 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), Dec. 2010, pp. 509-519
-
(2010)
Proceedings of the 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)
, pp. 509-519
-
-
Lee, M.M.1
Kim, J.2
Abts, D.3
Marty, M.4
Lee, J.W.5
-
22
-
-
36849063126
-
Research challenges for on-chip interconnection networks
-
J. Owens, W. Dally, R. Ho, D. N. Jayasimha, S. Keckler, and L.-S. Peh, "Research challenges for on-chip interconnection networks"IEEE Micro, vol. 27, no. 5, pp. 96-108, 2007
-
(2007)
IEEE Micro
, vol.27
, Issue.5
, pp. 96-108
-
-
Owens, J.1
Dally, W.2
Ho, R.3
Jayasimha, D.N.4
Keckler, S.5
Peh, L.-S.6
-
24
-
-
74049112717
-
Millisecond-scale molecular dynamics simulations on Anton
-
Nov
-
D. E. Shaw, R. O. Dror, J. K. Salmon, J. P. Grossman, K. M. Mackenzie, J. A. Bank, C. Young, M. M. Deneroff, B. Batson, K. J. Bowers, E. Chow, M. P. Eastwood, D. J. Ierardi, J. L. Klepeis, J. S. Kuskin, R. H. Larson, K. Lindorff-Larsen, P. Maragakis, M. A. Moraes, S. Piana, Y. Shan, and B. Towles, "Millisecond-scale molecular dynamics simulations on Anton"in Proceedings of the Conference for High Performance Computing, Networking, Storage and Analysis (SC), Nov. 2009, pp. 1-11
-
(2009)
Proceedings of the Conference for High Performance Computing, Networking, Storage and Analysis (SC)
, pp. 1-11
-
-
Shaw, D.E.1
Dror, R.O.2
Salmon, J.K.3
Grossman, J.P.4
Mackenzie, K.M.5
Bank, J.A.6
Young, C.7
Deneroff, M.M.8
Batson, B.9
Bowers, K.J.10
Chow, E.11
Eastwood, M.P.12
Ierardi, D.J.13
Klepeis, J.L.14
Kuskin, J.S.15
Larson, R.H.16
Lindorff-Larsen, K.17
Maragakis, P.18
Moraes, M.A.19
Piana, S.20
Shan, Y.21
Towles, B.22
more..
-
25
-
-
0036948865
-
Locality-preserving randomized oblivious routing on torus networks
-
Aug
-
A. Singh,W. J. Dally, B. Towles, and A. K. Gupta, "Locality- preserving randomized oblivious routing on torus networks"in Proceedings of the 14th Annual ACM Symposium on Parallel Algorithms and Architectures (SPAA), Aug. 2002, pp. 9-13
-
(2002)
Proceedings of the 14th Annual ACM Symposium on Parallel Algorithms and Architectures (SPAA)
, pp. 9-13
-
-
Singhw. Dally J, A.1
Towles, B.2
Gupta, A.K.3
-
26
-
-
84905509507
-
-
TSMC first to deliver 40nm process technology Mar
-
Taiwan Semiconductor Manufacturing Company (TSMC), "TSMC first to deliver 40nm process technology"Mar. 2008. Available: http://www.tsmc.com/ tsmcdotcom/PRListingNewsAction.do? action=detail&newsid=2561
-
(2008)
Taiwan Semiconductor Manufacturing Company (TSMC)
-
-
-
29
-
-
33645002018
-
A technology-Aware and energyoriented topology exploration for on-chip networks
-
Mar
-
H. Wang, L.-S. Peh, and S. Malik, "A technology-Aware and energyoriented topology exploration for on-chip networks"in Proceedings of the Conference on Design, Automation and Test in Europe (DATE), Mar. 2005, pp. 1238-1243.
-
(2005)
Proceedings of the Conference on Design, Automation and Test in Europe (DATE)
, pp. 1238-1243
-
-
Wang, H.1
Peh, L.-S.2
Malik, S.3
|