Thermal management of manycore systems with silicon-photonic networks

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2014, Pages

  Zhang, Tiansheng ^a   Abellán, José L ^a   Joshi, Ajay ^a   Coskun, Ayse K ^a  

^a Boston University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; NETWORK-ON-CHIP; PHOTONICS; TEMPERATURE CONTROL; THERMAL GRADIENTS;

APPLICATION PERFORMANCE; DESIGN SPACE EXPLORATION; MANYCORE SYSTEMS; MAXIMUM NETWORKS; NETWORK BANDWIDTH; NETWORK-ON-CHIPS; PERFORMANCE IMPACT; WORKLOAD ALLOCATION;

SILICON;

EID: 84903850314     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.7873/DATE2014.320     Document Type: Conference Paper

References (24)

1. A. Shacham, K. Bergman, and L. P. Carloni, "On the design of a photonic Network-on-Chip," in Proc. NOCS, 2007, pp. 53-64.
2. A. Joshi et al., "Silicon-photonic clos networks for global on-chip communication," in Proc. NOCS, 2009, pp. 124-133.
3. A. K. Coskun, T. S. Rosing, K. A. Whisnant, and K. C. Gross, "Static and dynamic temperature-aware scheduling for multiprocessor SoCs," Proc. IEEE Trans. on VLSI, vol. 16, no. 9, pp. 1127-1140, 2008.
4. P. Amberg et al., "A sub-400 fJ/bit thermal tuner for optical resonant ring modulators in 40 nm CMOS," in Proc. IEEE ASSCC, 2012, pp. 29-32.
5. X. Zhou, J. Yang, M. Chrobak, and Y. Zhang, "Performance-aware thermal management via task scheduling," ACM Transactions on Architecture and Code Optimization, vol. 7, no. 1, pp. 5:1-5:31, 2010.
6. A. K. Coskun, J. L. Ayala, D. Atienza, and T. S. Rosing, "Modeling and dynamic management of 3D multicore systems with liquid cooling," in IFIP/IEEE International Conference on VLSI-SoC, 2009, pp. 35-40.
7. S. C. Woo et al., "The SPLASH-2 programs: characterization and methodological considerations," in Proc. ISCA, 1995, pp. 24-36.
8. C. Bienia et al., "The PARSEC benchmark suite: Characterization and Architectural Implications," in Proc. PACT, 2008, pp. 72-81.
9. Y. Pan et al., "Firefly: Illuminating future Network-on-Chip with nanophotonics," in Proc. ISCA, 2009, pp. 429-440.
10. L. Ramini, D. Bertozzi, and L. Carloni, "Engineering a bandwidthscalable optical layer for a 3d multi-core processor with awareness of layout constraints," in Proc. NOCS, 2012, pp. 185-192.
11. S. S. Djordjevic et al., "CMOS-compatible, athermal silicon ring modulators clad with titanium dioxide," Optics Express, vol. 21, no. 12, pp. 13 958-13 968, 2013.
12. C. T. DeRose et al., "Silicon microring modulator with integrated heater and temperature sensor for thermal control," in Proc. CLEO, 2010, pp. 1-2.
13. G. Biswajeet et al., "CMOS-compatible athermal silicon microring resonators," Optics Express, vol. 18, no. 4, pp. 3487-3493, 2010.
14. C. Nitta, M. Farrens, and V. Akella, "Addressing system-level trimming issues in on-chip nanophotonic networks," in Proc. HPCA, 2011, pp. 122-131.
15. Y. Zheng et al., "Power-efficient calibration and reconfiguration for onchip optical communication," in DATE, 2012, pp. 1501-1506.
16. Z. Li et al., "Reliability modeling and management of nanophotonic on-chip networks," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 20, no. 1, pp. 98-111, 2012.
17. J. Howard et al., "A 48-core IA-32 processor in 45 nm CMOS using on-die message-passing and DVFS for performance and power scaling," IEEE Journal of Solid-State Circuits, vol. 46, no. 1, pp. 173-183, 2011.
18. B. Moss et al., "A 1.23pJ/b 2.5Gb/s monolithically integrated optical carrier-injection ring modulator and all-digital driver circuit in commercial 45nm SOI," in ISSCC, 2013, pp. 126-127.
19. J. S. Orcutt et al., "Open foundry platform for high-performance electronic-photonic integration," Opt. Express, vol. 20, no. 11, pp. 12 222-12 232, May 2012.
20. T. E. Carlson et al., "Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulations," in Proc. SC, 2011, pp. 1-12.
21. S. Li et al., "McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures," in Proc. MICRO-42, 2009, pp. 469-480.
22. H. Su et al., "Full chip leakage-estimation considering power supply and temperature variations," in Proc. ISLPED, 2003, pp. 78-83.
23. K. Skadron et al., "Temperature-aware microarchitecture," in Proc. ISCA, 2003, pp. 2-13.
24. P. Dong et al., "Wavelength-tunable silicon microring modulator," Optics Express, vol. 18, no. 11, pp. 10 941-10 946, May 2010.