Variation aware cache partitioning for multithreaded programs

Proceedings - Design Automation Conference

Volumn , Issue , 2014, Pages

  Kozhikkottu, Vivek ^a   Pan, Abhisek ^a   Pai, Vijay ^a   Dey, Sujit ^b   Raghunathan, Anand ^a  

^a Purdue University   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Multicores; Parallel Programs; Variation Aware Design; Variation Tol erance; Variations

Indexed keywords

COMPUTER AIDED DESIGN; MULTIPROCESSING PROGRAMS; MULTITASKING; PARALLEL ARCHITECTURES;

MULTI-CORES; PARALLEL PROGRAM; VARIATION TOL-ERANCE; VARIATION-AWARE DESIGN; VARIATIONS;

MULTICORE PROGRAMMING;

EID: 84903209395     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2593069.2593240     Document Type: Conference Paper

References (19)

1. S. Dighe et al. Within-die variation-aware dynamic voltage frequency scaling with optimal core allocation and thread hopping for the 80-core teraops processor. Trans. JSSC, 46(1), 2011.
2. J. Sartori et al. Variation-aware speed binning of multi-core processors. In Proc. ISQED, pages 307-314, 2010.
3. G. E. Suh, L. Rudolph, and S. Devadas. Dynamic partitioning of shared cache memory. J. Supercomput., 28(1):7-26, April 2004.
4. F. Guo et al. Quality of service shared cache management in chip multiprocessor architecture. ACM TACO, 7(3):14:1-14:33, 2010.
5. S. R. Sarangi et al. VARIUS: A Model of Process Variation and Resulting Timing Errors for Microarchitects. IEEE Trans. Semiconductor Manufacturing,, 21(1):3-13, 2008.
6. S. Eyerman et al. A performance counter architecture for computing accurate CPI components. In Proc. ASPLOS, 2006.
7. T. Cormen et al. Introduction to Algorithms. McGraw-Hill Higher Education, 2nd edition, 2001.
8. J. Engblom et al. Full-system simulation from embedded to high-performance systems. In Processor and System-on-Chip Simulation, pages 25-45. Springer US, 2010.
9. M. M. K. Martin et al. Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset. SIGARCH Comput. Archit. News, 33(4):92-99, November 2005.
10. C. Bienia et al. The PARSEC benchmark suite: Characterization and architectural implications. In Proc. PACT, 2008.
11. V. Aslot et al. SPEComp: A new benchmark suite for measuring parallel computer performance. In Proc. WOMPAT, pages 1-10, London, UK, UK, 2001. Springer-Verlag.
12. K. K. Rangan et al. Achieving uniform performance and maximizing throughput in the presence of heterogeneity. In Proc. HPCA, pages 3-14, 2011.
13. R. Teodorescu et al. Variation-aware application scheduling and power management for chip multiprocessors. In Proc. ISCA, 2008.
14. A. Bhattacharjee et al. Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors. In Proc. ISCA, 2009.
15. S. Herbert et al. Variation-aware dynamic voltage/frequency scaling. In Proc. HPCA, pages 301-312, 2009.
16. S. Kim et al. Fair cache sharing and partitioning in a chip multiprocessor architecture. In Proc. PACT, pages 111-122, 2004.
17. A. Pan et al. Imbalanced cache partitioning for balanced data-parallel programs. In Proc. Micro, pages 297-309, 2013.
18. S.P. Muralidhara et al. Intra-application cache partitioning. In Proc. IPDPS, pages 1-12, 2010.
19. M. Kandemir et al. A helper thread based dynamic cache partitioning scheme for multithreaded applications. In Proc. DAC, pages 954-959, 2011.