Low-voltage steep turn-on pMOSFET using ferroelectric high-κ gate dielectric

IEEE Electron Device Letters

Volumn 35, Issue 2, 2014, Pages 274-276

  Cheng, Chun Hu ^a   Chin, Albert ^b  

^a NATIONAL TAIWAN NORMAL UNIVERSITY   (Taiwan)

^b NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

Ferroelectric; sub threshold swing; transistor; ZrHfO

Indexed keywords

LOW VOLTAGE OPERATION; LOW-VOLTAGE; OFF-STATE LEAKAGE; OFF-STATE LEAKAGE CURRENT; SUBTHRESHOLD SWING; THREE ORDERS OF MAGNITUDE; VOLTAGE RANGES; ZRHFO;

CMOS INTEGRATED CIRCUITS; FERROELECTRIC MATERIALS; FERROELECTRICITY; GATE DIELECTRICS; MOSFET DEVICES; TRANSISTORS;

THRESHOLD VOLTAGE;

EID: 84893845139     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/LED.2013.2291560     Document Type: Article

References (17)

1. - (2011). International Technology Roadmap for Semiconductors (ITRS) [Online]. Available: http://www.itrs.net/
2. K. J. Kuhn, U. Avci, A. Cappellani, et al., "The ultimate CMOS device and beyond," in IEDM Tech. Dig., Dec. 2012, pp. 171-174.
3. P. Kapur, R. S. Shenoy, A. K. Chao, et al., "Power optimization of future transistors and a resulting global comparison standard," in IEDM Tech. Dig., Dec. 2004, pp. 415-418. (Pubitemid 40928315)
4. K. Gopalakrishnan, P. B. Griffin, and J. D. Plummer, "I-MOS: A novel semiconductor device with a subthreshold slope lower than kT/q," in Proc. IEEE IEDM, Dec. 2002, pp. 289-292.
5. H. Liu, M. Cotter, S. Datta, et al., "Technology assessment of Si and III-V FinFETs and III-V tunnel FETs from soft error rate perspective," in IEDM Tech. Dig., 2012, pp. 577-580.
6. S. Salahuddin and S. Datta, "Use of negative capacitance to provide voltage amplification for low power nanoscale devices," Nano Lett., vol. 8, no. 2, pp. 405-410, Dec. 2007. (Pubitemid 351345990)
7. A. Rusu, G. A. Salvatore, D. Jiménez, et al., "Metal- ferroelectricfetal-oxide-semiconductor field effect transistor with sub-60 mV/decade subthreshold swing and internal voltage amplification," in IEDM Tech. Dig., 2010, pp. 395-398.
8. D. Hisamoto, W.-C. Lee, J. Kedzierski, et al., "A folded-channel MOSFET for deep-sub-tenth micron era," in IEDM Tech. Dig., Dec. 1998, pp. 1032-1034.
9. Y. Arimoto and H. Ishiwara, "Current status of ferroelectric randomaccess memory," MRS Bull., vol. 29, no. 11, pp. 823-828, Nov. 2004.
10. M. Y. Yang, S. B. Chen, A. Chin, et al., "One-transistor PZT/Al2O3, SBT/Al2O3, and BLT/Al2 O3 stacked gate memory," in IEDM Tech. Dig., 2001, pp. 795-798.
11. J. Muller, T. S. Boscke, U. Schroder, et al., "Ferroelectricity in simple binary ZrO2 and HfO2," Nano Lett., vol. 12, no. 8, pp. 4318-4323, Aug. 2012.
12. Z. Wen, C. Li, D. Wu, et al., "Ferroelectric-field-effect-enhanced electroresistance in metal/ferroelectric/semiconductor tunnel junctions," Nature Mater., vol. 12, pp. 617-621, May 2013.
13. K. Mistry, C. Allen, C. Auth, et al., "A 45 nm logic technology with high-k + metal gate transistors, strained silicon, 9 Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging," in Proc. IEEE IEDM, Dec. 2007, pp. 247-250.
14. M. Chudzik, B. Doris, R. Mo, et al., "High-performance high-k/metal gates for 45 nm CMOS and beyond with gate-first processing," in Proc. Symp. VLSI Technol., Jun. 2007, pp. 194-195.
15. D. A. Buchanan, E. P. Gusev, E. Cartier, et al., "80 nm polysilicon gated n-FETs with ultra-thin Al2O3 gate dielectric for ULSI applications," in IEDM Tech. Dig., 2002, pp. 223-226. (Pubitemid 32370825)
16. A. Chin, Y. H. Wu, S. B. Chen, et al., "High quality La2O3 and Al2O3 gate dielectrics with equivalent oxide thickness 5-10 Å," in Proc. Symp. VLSI Technol., 2000, pp. 16-17.
17. G. A. Salvatore, D. Bouvet, and A. M. Ionescu, "Demonstration of subthreshold swing smaller than 60 mV/decade in Fe-FET with P(VDFTrFE)/SiO2 gate stack," in Proc. IEEE IEDM, Dec. 2008, pp. 167-170.