Characterizing data analysis workloads in data centers

Proceedings - 2013 IEEE International Symposium on Workload Characterization, IISWC 2013

Volumn , Issue , 2013, Pages 66-76

  Jia, Zhen ^a   Wang, Lei ^a   Zhan, Jianfeng ^a   Zhang, Lixin ^a   Luo, Chunjie ^a  

^a INSTITUTE OF GEOLOGY AND GEOPHYSICS   (China)

Author keywords

Benchmarking; Datacenter workloads; Workload characterization

Indexed keywords

BENCHMARKING; DATA HANDLING; INFORMATION ANALYSIS;

COMPETITIVE EDGES; DATA CENTERS; DATACENTER; WORKLOAD CHARACTERIZATION;

CHARACTERIZATION;

EID: 84893565625     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IISWC.2013.6704671     Document Type: Conference Paper

References (21)

1. Advanced Scientific Computing Research (ASCR). Scientific discovery through advanced computing (SciDAC) Co-Design. http://science.energy.gov/ascr/ research/scidac/co-design/.
2. P. Alonso, R. Badia, J. Labarta, M. Barreda, M. Dolz, R. Mayo, E. Quintana-Orti, and R. Reyes. Tools for power-energy modelling and analysis of parallel scientific applications. In Proc. of the International Conference on Parallel Processing, pages 420-429, 2012.
3. S. Amarasinghe, M. Hall, R. Lethin, K. Pingali, D. Quinlan, V. Sarkar, J. Shalf, R. Lucas, K. Yelick, P. Balaji, P. C. Diniz, A. Koniges, M. Snir, and S. R. Sachs. Report of the Workshop on Exascale Programming Challenges. Technical report, US Department of Energy, 2011.
4. BIOS and Kernel Developers Guide (BKDG) for AMD Family 15h Processor. http://support.amd.com/us/Processor.
5. D. Bailey, E. Barszcz, J. Barton, D. Browning, R. Carter, L. Dagum, R. Fatoohi, S. Fineberg, P. Frederickson, T. Lasinski, R. Schreiber, H. Simon, V. Venkatakrishnan, and S. Weeratunga. The NAS parallel benchmarks. Technical report, NASA Advanced Supercomputing (NAS) Division, March 1994.
6. T. Barrett, M. Sumit, K. Taek-Jun, S. Ravinder, C. Sachit, J. Sondeen, and J. Draper. A double-data rate (ddr) processing-in-memory (pim) device with wideword floating-point capability. In Proceedings of the IEEE International Symposium on Circuits and Systems, 2006.
7. M. Butler, L. Barnes, D. D. Sarma, and B. Gelinas. Bulldozer: An approach to multithreaded compute performance. IEEE Micro, 31(2):6-15, Mar. 2011.
8. B. Dally. Power, programmability, and granularity: The challenges of exascale computing. In Proc. of International Parallel and Distributed Processing Symp., pages 878-878, 2011.
9. H. Dong, H. Nak, D. Lewis, and H.-H. Lee. An optimized 3d-stacked memory architecture by exploiting excessive, high-density TSV bandwidth. In IEEE 16th International Symposium on High Performance Computer Architecture (HPCA), pages 1-12, 2010.
10. J. Draper, J. Chame, M. Hall, C. Steele, T. Barrett, J. LaCoss, J. Granacki, J. Shin, C. Chen, C. W. Kang, I. Kim, and G. Daglikoca. The architecture of the diva processing-in-memory chip. In Proceedings of the 16th international conference on Supercomputing, pages 14-25, 2002.
11. R. Ge, X. Feng, S. Song, H.-C. Chang, D. Li, and K. W. Cameron. Powerpack: Energy profiling and analysis of high-performance systems and applications. IEEE Trans. Parallel Distrib. Syst., 21(5):658-671, May 2010.
12. G. Huang, and P. L. Nonvolatile memristor memory: Device characteristics and design implications. In IEEE/ACM International Conference on Computer-Aided Design., pages 485-490, 2009.
13. D. Hackenberg, D. Molka, and W. E. Nagel. Comparing cache architectures and coherency protocols on x86-64 multicore smp systems. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, pages 413-422, 2009.
14. R. Joseph and M. Martonosi. Run-time power estimation in high performance microprocessors. In Proceedings of the 2001 international symposium on Low power electronics and design, pages 135-140, 2001.
15. G. Kestor, R. Gioiosa, D. J. Kerbyson, and A. Hoisie. Enabling accurate power profiling of hpc applications on exascale systems. In Proceedings of the 3rd International Workshop on Runtime and Operating Systems for Supercomputers, pages 4:1-4:8, 2013.
16. G. Loh. 3D-Stacked memory architectures for multi-core processors. In Proceedings of the International Symp. on Computer Architecture, pages 453-464, 2008.
17. I. Manousakis and D. Nikolopoulos. Btl: A framework for measuring and modeling energy in memory hierarchies. In Proceedings of the IEEE 24th International Symposium on Computer Architecture and High Performance Computing, pages 139-146, 2012.
18. D. Molka, D. Hackenberg, R. Schone, and M. S. Muller. Characterizing the energy consumption of data transfers and arithmetic operations on x86-64 processors. In Proceedings of the International Conference on Green Computing, pages 123-133, 2010.
19. E. Rotem, A. Naveh, A. Ananthakrishnan, E. Weissmann, and D. Rajwan. Power-management architecture of the intel microarchitecture code-named sandy bridge. IEEE Micro, 32(2):20-27, 2012.
20. K. Singh, M. Bhadauria, and S. A. McKee. Real time power estimation and thread scheduling via performance counters. SIGARCH Comput. Archit. News, 37(2):46-55, 2009.
21. W. Wu, L. Jin, J. Yang, P. Liu, and S. X.-D. Tan. A systematic method for functional unit power estimation in microprocessors. In Proceedings of the 43rd annual Design Automation Conference, pages 554-557, 2006.