Energy efficient perceptron pattern recognition using segmented memristor crossbar arrays

Proceedings of the International Joint Conference on Neural Networks

Volumn , Issue , 2013, Pages

  Yakopcic, Chris ^a   Taha, Tarek M ^a  

^a UNIVERSITY OF DAYTON   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CROSS-BAR STRUCTURES; CROSSBAR ARRAYS; CURRENT PATHS; ENERGY EFFICIENT; PERCEPTRON; PIXEL IMAGES; SPICE SIMULATIONS; WIRE RESISTANCE;

COMPUTER SIMULATION; ENERGY EFFICIENCY; MEMRISTORS; NEURAL NETWORKS; PATTERN RECOGNITION;

PASSIVE FILTERS;

EID: 84893541772     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IJCNN.2013.6707073     Document Type: Conference Paper

References (21)

1. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing Memristor found, " Nature, 453, 80-83 (2008).
2. R. Williams, "How We Found The Missing Memristor, " IEEE Spectrum, vol. 45, no. 12, pp. 28-35, 2008.
3. B. Han and T. M. Taha, "Acceleration of spiking neural network based pattern recognition on NVIDIA graphics processors, " Journal of Applied Optics, 49(101), pp. 83-91, 2010.
4. J. M. Nageswaran, N. Dutt, J. L. Krichmar, A. Nicolau, and A. Veidenbaum. 2009. Efficient simulation of largescale spiking neural networks using CUDA graphics processors. In Proceedings of the 2009 international joint conference on Neural Networks (IJCNN'09). IEEE Press, Piscataway, NJ, USA, 3201-3208.
5. T. M. Taha, P. Yalamanchili, M. Bhuiyan, R. Jalasutram, C. Chen, and R. Linderman, "Neuromorphic algorithms on clusters of PlayStation 3s, " International Joint Conference on Neural Networks (IJCNN), pp.110, 1823 July 2010.
6. J. Schemmel, J. Fieres, K. Meier, "WaferScale Integration of Analog Neural Networks, " IJCNN (IEEE International Joint Conference on Neural Networks), 2008.
7. S. B. Furber, S. Temple and A. D. Brown HighPerformance Computing for Systems of Spiking Neurons Proc. AISB'06 workshop on GC5: Architecture of Brain and Mind, Bristol, 34 April 2006. Vol.2, pp 29-36.
8. P. Merolla, J. Arthur, F. Akopyan, N. Imam, R. Manohar, D. S. Modha, "A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm, " IEEE Custom Integrated Circuits Conference (CICC) pp.14, 1921 Sept. 2011.
9. J. V. Arthur, P. A. Merolla, F. Akopyan, R. Alvarez, A. Cassidy, S. Chandra, S. K. Esser, N. Imam, W. Risk, D. B. D. Rubin, R. Manohar, D. S. Modha, "Building block of a programmable neuromorphic substrate: A digital neurosynaptic core, " International Joint Conference on Neural Networks (IJCNN), pp.18, June 2012.
10. L. O. Chua, Leon O, "MemristorThe Missing Circuit Element, " IEEE Transactions on Circuit Theory, 18(5), 507-519 (1971).
11. S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, "Nanoscale Memristor Device as Synapse in Neuromorphic Systems, " Nano Letters, 10 (2010).
12. G. S. Snider, "Cortical Computing with Memristive Nanodevices, " SciDAC Review, (2008).
13. W. Lu, K.H. Kim, T. Chang, S. Gaba, "Twoterminal resistive switches (memristors) for memory and logic applications, " in Proc. 16th Asia and South Pacific Design Automation Conference, 2011, pp. 217-223.
14. K.H. Kim, S. Gaba, D. Wheeler, J. M. CruzAlbrecht, T. Hussain, N. Srinivasa, and W. Lu, "A Functional Hybrid Memristor Crossbar Array/CMOS System for Data Storage and Neuromorphic Applications, " Nano Letters, 12(1), 2012, pp. 389-395.
15. S. Shin, K. Kim, S.M. Kang, "Analysis of Passive Memristive Devices Array: DataDependent Statistical Model and SelfAdaptable Sense Resistance for RRAMs" Proceedings of the IEEE, 100(6), June 2012.
16. C. ZamarreñoRamos, L. A. CamuñasMesa, J. A. PérezCarrasco, T. Masquelier, T. SerranoGotarredona, and B. LinaresBarranco, "On spiketimingdependentplasticity, memristive devices, and building a selflearning visual cortex, " Frontiers in Neuroscience, Neuromorphic Engineering, vol. 5, pp. 122, Article 26, Mar. 2011.
17. D. Kuzum, R. G. D. Jeyasingh, S. Yu, and H.S. P. Wong, "Low Energy Robust Neuromorphic Computation Using Synaptic Devices, " IEEE Transactions on Electron Devices, 59(12), Dec. 2012.
18. C. Yakopcic, T. M. Taha, G. Subramanyam, R. E. Pino, "Generalized Memristive Device SPICE Model and its Application in Circuit Design, " IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems (Accepted for publication).
19. K. Eshraghian, K. R. Cho, O. Kavehei, S. K. Kang, D. Abbott, and S. M. S. Kang, "Memristor MOS Content Addressable Memory (MCAM) Hybrid Architecture for Future High Performance Search Engines, " IEEE Trans. On VLSI Systems, vol. 19, no. 8, pp. 1407- 1417, Aug. 2011.
20. X. Dong, C. Xu, S. Member, Y. Xie, and N. P. Jouppi, "NVSim: A CircuitLevel Performance, Energy, and Area Model for Emerging Nonvolatile Memory, " IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems, 31(7), July, 2012, pp. 994-1007.
21. N. S. Malvankar, M. Vargas, K. P. Nevin, A. E. Franks, C. Leang, B. C. Kim, K. Inoue, T. Mester, S. F. Covalla, J. P. Johnson, V. M. Rotello, M. T. Tuominen and D. R. Lovley, "Tunable metalliclike conductivity in microbial nanowire networks, " Nature Nanotechnology, 6, (2011), pp 573-579.