Acceleration of spiking neural network based pattern recognition on NVIDIA graphics processors

Applied Optics

Volumn 49, Issue 10, 2010, Pages

  Han, Bing ^a   Taha, Tarek M ^a  

^a University of Dayton   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHARACTER RECOGNITION; COMPUTER GRAPHICS; GERMANIUM; GRAPHICS PROCESSING UNIT; IMAGE CODING; LARGE SCALE SYSTEMS; NEURAL NETWORKS; PATTERN RECOGNITION;

HODGKIN-HUXLEY MODELS; INTEGRATE-AND-FIRE MODEL; NVIDIA GRAPHICS; OPTIMIZED IMPLEMENTATION; RESEARCH COMMUNITIES; SPIKING NEURAL NETWORKS; VISION MODEL; XEON PROCESSORS;

PROGRAM PROCESSORS;

ACTION POTENTIAL; ALGORITHM; ANIMAL; ARTICLE; ARTIFICIAL NEURAL NETWORK; AUTOMATED PATTERN RECOGNITION; BIOLOGICAL MODEL; COMPUTER GRAPHICS; COMPUTER SYSTEM; HUMAN; PATTERN RECOGNITION; STATISTICS;

ACTION POTENTIALS; ALGORITHMS; ANIMALS; COMPUTER GRAPHICS; COMPUTER SYSTEMS; HUMANS; MODELS, NEUROLOGICAL; NEURAL NETWORKS (COMPUTER); PATTERN RECOGNITION, AUTOMATED; PATTERN RECOGNITION, VISUAL;

EID: 77954046589     PISSN: 1559128X     EISSN: 15394522     Source Type: Journal    
DOI: 10.1364/AO.49.000B83     Document Type: Article

References (23)

1. E. Izhikevich, "Which model to use for cortical spiking neurons?", IEEE Trans. Neural Networks 15, 1063-1070 (2004).
2. R. Ananthanarayanan and D. Modha, "Anatomy of a cortical simulator", in Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis", (IEEE, 2007).
3. H. Markram, "The blue brain project", Nat. Rev. Neurosci. 7, 153-160 (2006). (Pubitemid 43151601)
4. A. Delorme and S. J. Thorpe, "SpikeNET: an event-driven simulation package for modelling large networks of spiking neurons", Network Comput. Neural Syst. 14, 613-627 (Nov. 2003).
5. Y. Dan and M. Poo, "Spike time dependent plasticity of neural circuits", Neuron, 44, 23-30 (2004).
6. M. A. Bhuiyan, R. Jalasutram, and T. M. Taha, "Character recognition with two spiking neural network models on multicore architectures", in IEEE Symposium on Computational Intelligence for Multimedia Signal and Vision Processing (IEEE, 2009).
7. A. L. Hodgkin and A. F. Huxley, "A quantitative description of membrane current and application to conduction and excitation in nerve", J. Physiol. 117, 500-544 (1952).
8. E. M. Izhikevich, "Simple Model of Spiking Neurons", IEEE Trans. Neural Networks 14, 1569-1572 (2003).
9. GeForce 9800 GX2 Specifications, http://www.nvidia.com/object/product- geforce-9800-gx2-us.html
10. Tesla C1060 Specifications, http://www.nvidia.com/object/product-tesla- c1060-us.html
11. C. Johansson and A. Lansner, "Towards cortex sized artificial neural systems", Neural Networks 20, 48-61 (2007).
12. A. R. Baig, "Spatial-temporal artificial neurons applied to online cursive handwritten character recognition", in European Symposium on Artificial Neural Networks (d-side, 2004), pp. 561-566.
13. A. Gupta and L. Long, "Character recognition using spiking neural networks", in Proceedings of the International Joint Conference on Neural Networks (IEEE, 2007).
14. C. Panchev and S. Wermter, "Temporal sequence detection with spiking neurons: towards recognizing robot language instructions", Connect. Sci. 18, 1-22 (2006).
15. D. V. Buonomano and M. M. Merzenich, "A neural network model of temporal code generation and position invariant pattern recognition", Neural Comput. 11, 103-116 (1999).
16. T. Ichishita and R. Fujii, "Performance evaluation of a temporal sequence learning spiking neural network", in Proceedings of the 7th IEEE International Conference on Computer and Information Technology (IEEE, 2007).
17. K-Team, Inc.; available online at http://www.k-team.com/.
18. W. Rall, "Branching dendritic trees and motoneuron membrane resistivity", Exp. Neurol. 1, 491-527 (1959).
19. M. Djurfeldt, M. Lundqvist, C. Johansson, M. Rehn, O. Ekeberg, and A. Lansner, "Brain-scale simulation of the neocortex on the IBM Blue Gene/L supercomputer", IBM J. Res. Dev. 52, 31-41 (2008).
20. J.-P. Tiesel and A. S. Maida, "Using parallel GPU architecture for simulation of planar I/F networks", in International Joint Conference on Neural Networks (IEEE, 2009).
21. J. M. Nageswarana, N. Dutt, J. L. Krichmar, A. Nicolau, and A. V. Veidenbauma, "A configurable simulation environment for the efficient simulation of large-scale spiking neural networks on graphics processors", Neural Networks 22, 791-800 (2009).
22. N. Satish, M. Harris, and M. Garland, "Designing efficient sorting algorithms for manycore GPUs", in IEEE International Symposium on Parallel and Distributed Processing (IEEE, 2009).
23. M. Harris, "Optimizing parallel reduction in CUDA", http://developer.download.nvidia.com/compute/cuda/1-1/Website/projects/ reduction/doc/reductionpdf