A distributed run-time environment for the kalray MPPAR ® -256 integrated manycore processor

Procedia Computer Science

Volumn 18, Issue , 2013, Pages 1654-1663

  De Dinechin, Benoît Dupont ^a   De Massas, Pierre Guironnet ^a   Lager, Guillaume ^a   Léger, Clément ^a   Orgogozo, Benjamin ^a   Reybert, Jérôme ^a   Strudel, Thierry ^a  

^a Kalray SA   (France)

Author keywords

Distributed memory; Network on chip; POSIX IPC

Indexed keywords

EID: 84893473559     PISSN: 18770509     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1016/j.procs.2013.05.333     Document Type: Conference Paper

References (24)

1. J. H. Kelm, D. R. Johnson, M. R. Johnson, N. C. Crago, W. Tuohy, A. Mahesri, S. S. Lumetta, M. I. Frank, S. J. Patel, Rigel: An architecture and scalable programming interface for a 1000-core accelerator, in: Proceedings of the 36th annual International Symposium on Computer architecture, ISCA '09, 2009, pp. 140-151.
2. D. Johnson, M. Johnson, J. Kelm, W. Tuohy, S. Lumetta, S. Patel, Rigel: A 1, 024-core single-chip accelerator architecture, IEEE Micro 31 (4) (2011) 30-41.
3. S. Gorlatch, Send-Receive Considered Harmful: Myths and Realities of Message Passing, ACM Trans. Program. Lang. Syst. 26 (2004) 47-56.
4. G. Kahn, The semantics of a simple language for parallel programming, in: Proceedings of the IFIP Congress 74, 1974, pp. 471-475.
5. M. di Natale, A. Sangiovanni-Vincentelli, Moving from Federated to Integrated Architectures: The role of standards, methods, and tools, Proc. of the IEEE 98 (4) (2010) 603-620.
6. G. Bilsen, M. Engels, R. Lauwereins, J. A. Peperstraete, Cycle-static dataflow, IEEE Transactions on Signal Processing 44 (2) (1996) 397-408.
7. R. Karp, R. Miller, Properties of a model for parallel computations: Determinacy, termination, queueing, SIAM J. 14 (1966) 1390-1411.
8. S. Tripakis, C. Pinello, A. Benveniste, A. L. Sangiovanni-Vincentelli, P. Caspi, M. D. Natale, Implementing Synchronous Models on Loosely Time Triggered Architectures, IEEE Trans. Computers 57 (10) (2008) 1300-1314.
9. J. M. D. Hill, B. McColl, D. C. Stefanescu, M. W. Goudreau, K. Lang, S. B. Rao, T. Suel, T. Tsantilas, R. H. Bisseling, Bsplib: The bsp programming library, Parallel Computing 24 (14) (1998) 1947-1980.
10. L. G. Valiant, A bridging model for parallel computation, Commun. ACM 33 (8) (1990) 103-111.
11. Z. Lu, M. Millberg, A. Jantsch, A. Bruce, P. van der Wolf, T. Henriksson, Flow regulation for on-chip communication, in: Proceedings of the Conference on Design, Automation and Test in Europe, DATE '09, 2009, pp. 578-581.
12. K.-K. Lau, Z. Wang, Software component models, IEEE Trans. Softw. Eng. 33 (10) (2007) 709-724.
13. S. Kell, Rethinking software connectors, in: International workshop on Synthesis and analysis of component connectors: in conjunction with the 6th ESEC/FSE joint meeting, SYANCO '07, 2007, pp. 1-12.
14. O. Villa, G. Palermo, C. Silvano, Efficiency and scalability of barrier synchronization on noc based many-core architectures, in: Proceedings of the 2008 international conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES '08, 2008, pp. 81-90.
15. E. A. Brewer, F. T. Chong, L. T. Liu, S. D. Sharma, J. D. Kubiatowicz, Remote queues: exposing message queues for optimization and atomicity, in: Proceedings of the seventh annual ACM symposium on Parallel algorithms and architectures, SPAA '95, 1995, pp. 42-53.
16. V. Papaefstathiou, D. N. Pnevmatikatos, M. Marazakis, G. Kalokairinos, A. Ioannou, M. Papamichael, S. G. Kavadias, G. Mihelogiannakis, M. Katevenis, Prototyping efficient interprocessor communication mechanisms, in: Proceedings of the 2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (IC-SAMOS 2007), 2007, pp. 26-33.
17. M. G. Katevenis, E. P. Markatos, P. Vatsolaki, C. Xanthaki, The remote enqueue operation on networks of workstations, International Journal of Computing and Informatics 23 (1) (1999) 29-39.
18. T. von Eicken, D. E. Culler, S. C. Goldstein, K. E. Schauser, Active Messages: A Mechanism for Integrated Communication and Computation, in: Proceedings of the 19th annual International Symposium on Computer architecture, ISCA '92, 1992, pp. 256-266.
19. O. Bonorden, B. Juurlink, I. von Otte, I. Rieping, The paderborn university bsp (pub) library, Parallel Computing 29 (2) (2003) 187-207.
20. V. Tipparaju, E. Apra, W. Yu, J. S. Vetter, Enabling a highly-scalable global address space model for petascale computing, in: Proceedings of the 7th ACM international conference on Computing Frontiers, CF '10, 2010, pp. 207-216.
21. J. Nieplocha, V. Tipparaju, M. Krishnan, D. K. Panda, High performance remote memory access communication: The armci approach, Int. J. High Perform. Comput. Appl. 20 (2) (2006) 233-253.
22. K. Denolf, M. J. G. Bekooij, J. Cockx, D. Verkest, H. Corporaal, Exploiting the expressiveness of cyclo-static dataflow to model multimedia implementations, EURASIP J. Adv. Sig. Proc. 2007.
23. A. Benveniste, A. Bouillard, P. Caspi, A unifying view of loosely time-triggered architectures, in: Proceedings of the tenth ACM international conference on Embedded Software, EMSOFT '10, 2010, pp. 189-198.
24. A. V. Gerbessiotis, S.-Y. Lee, Remote memory access: A case for portable, efficient and library independent parallel programming, Sci. Program. 12 (3) (2004) 169-183.