-
4
-
-
33748583464
-
Conversion of reference C code to dataflow model H.264 encoder case study
-
jung@iris.snu.ac.kr twoh@iris.snu.ac.kr hyhwang@iris.snu.ac.kr sha@iris.snu.ac.kr Yokohama, Japan
-
H. Hwang hyhwang@iris.snu.ac.kr T. Oh twoh@iris.snu.ac.kr H. Jung jung@iris.snu.ac.kr S. Ha sha@iris.snu.ac.kr Conversion of reference C code to dataflow model H.264 encoder case study. Proceedings of the Asia and South Pacific Design Automation Conference (DAC '06) Yokohama, Japan 2006 152 157
-
(2006)
Proceedings of the Asia and South Pacific Design Automation Conference (DAC '06)
, pp. 152-157
-
-
Hwang, H.1
Oh, T.2
Jung, H.3
Ha, S.4
-
5
-
-
33947133650
-
Mapping multimedia applications onto configurable hardware with parameterized cyclo-static dataflow graphs
-
Toulouse, France
-
F. Haim M. Sen D.-I. Ko S. S. Bhattacharyya W. Wolf Mapping multimedia applications onto configurable hardware with parameterized cyclo-static dataflow graphs. Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP '06) Toulouse, France 3 2006 1052 1055
-
(2006)
Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP '06)
, vol.3
, pp. 1052-1055
-
-
Haim, F.1
Sen, M.2
Ko, D.-I.3
Bhattacharyya, S.S.4
Wolf, W.5
-
6
-
-
34347362802
-
Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs
-
San Francisco, Calif, USA
-
S. Stuijk M. Geilen T. Basten Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs. Proceedings of the 43rd Design Automation Conference (DAC '06) San Francisco, Calif, USA 2006 899 904
-
(2006)
Proceedings of the 43rd Design Automation Conference (DAC '06)
, pp. 899-904
-
-
Stuijk, S.1
Geilen, M.2
Basten, T.3
-
7
-
-
0035284165
-
Extended synchronous dataflow for efficient DSP system prototyping
-
C. Park J. Jung S. Ha Extended synchronous dataflow for efficient DSP system prototyping. Design Automation for Embedded Systems 6 2002 3 295 322
-
(2002)
Design Automation for Embedded Systems
, vol.6
, Issue.3
, pp. 295-322
-
-
Park, C.1
Jung, J.2
Ha, S.3
-
8
-
-
0031097394
-
Design of embedded systems: Formal models, validation, and synthesis
-
eal@eecs.berkeley.edu luciano@cadence.com sedwards@berkely.edu alberto@leonardo.Darades.rm.cnr.it
-
S. Edwards sedwards@berkely.edu L. Lavagno luciano@cadence.com E. A. Lee eal@eecs.berkeley.edu A. Sangiovanni-Vincentelli alberto@leonardo.Darades.rm. cnr.it Design of embedded systems: formal models, validation, and synthesis. Proceedings of the IEEE 85 3 1997 366 390
-
(1997)
Proceedings of the IEEE
, vol.85
, Issue.3
, pp. 366-390
-
-
Edwards, S.1
Lavagno, L.2
Lee, E.A.3
Sangiovanni-Vincentelli, A.4
-
11
-
-
0023138886
-
Static scheduling of synchronous data flow programs for digital signal processing
-
E. A. Lee D. G. Messerschmitt Static scheduling of synchronous data flow programs for digital signal processing. IEEE Transactions on Computers 36 1 1987 24 35
-
(1987)
IEEE Transactions on Computers
, vol.36
, Issue.1
, pp. 24-35
-
-
Lee, E.A.1
Messerschmitt, D.G.2
-
12
-
-
18844419984
-
Task-level timing models for guaranteed performance in multiprocessor networks-on-chip
-
jef.van.meerbergen@philips.com marco.bekooij@philips.com a.a.basten@tue.nf p.poplavko@tue.nf bart.mesman@philips.com San Jose, Calif, USA
-
P. Poplavko p.poplavko@tue.nf T. Basten a.a.basten@tue.nf M. Bekooij marco.bekooij@philips.com J. van Meerbergen jef.van.meerbergen@philips.com B. Mesman bart.mesman@philips.com Task-level timing models for guaranteed performance in multiprocessor networks-on-chip. Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES '03) San Jose, Calif, USA 2003 63 72
-
(2003)
Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES '03)
, pp. 63-72
-
-
Poplavko, P.1
Basten, T.2
Bekooij, M.3
Van Meerbergen, J.4
Mesman, B.5
-
18
-
-
0037870809
-
Memory-optimized software synthesis from dataflow program graphs with large size data samples
-
oho@comp.snu.ac.kr sha@comp.snu.ac.kr
-
H. Oh oho@comp.snu.ac.kr S. Ha sha@comp.snu.ac.kr Memory-optimized software synthesis from dataflow program graphs with large size data samples. EURASIP Journal on Applied Signal Processing 2003 6 2003 514 529
-
(2003)
EURASIP Journal on Applied Signal Processing
, vol.2003
, Issue.6
, pp. 514-529
-
-
Oh, H.1
Ha, S.2
|