Flow regulation for on-chip communication

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2009, Pages 578-581

  Zhonghai, Lu ^a   Millberg, Mikael ^a   Jantsch, Axel ^a   Bruce, Alistair ^b   Van Der Wolf, Pieter ^c   Henriksson, Tomas ^c  

^a ROYAL INSTITUTE OF TECHNOLOGY   (Sweden)

^b ARM ^*

^c NXP SEMICONDUCTORS   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER REQUIREMENTS; BURSTINESS; COMMUNICATION PERFORMANCE; CONTROL QUALITY; EFFECTIVE COMMUNICATION; FLOW REGULATION; GUARANTEED SERVICE; LOWER LIMITS; NETWORK ON CHIP; ON CHIP COMMUNICATION; SYSTEM-ON-CHIP; TRAFFIC BURSTINESS; TRAFFIC FLOW; TRAFFIC RATE;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; ELECTRIC NETWORK TOPOLOGY; MICROPROCESSOR CHIPS; TRAFFIC SURVEYS;

PROGRAMMABLE LOGIC CONTROLLERS;

EID: 70350053135     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (7)

1. ARM, "AMBA Advanced eXtensible Interface (AXI) protocol specification, Version 1.0," http://www.amba.com.
2. J.-Y. L. Boudec and P. Thiran, Network Calculus: A Theory of Deterministic Queuing Systems for the Internet. Number 2050 in LNCS, 2004.
3. R. L. Cruz, "A calculus for network delay, part I: Network elements in isolation; part II: Network analysis," IEEE Transactions on Information Theory, vol. 37, no. 1, January 1991.
4. D. Stiliadis and A. Varma, "Latency-rate servers: A general model for analysis of traffic scheduling algorithms," IEEE/ACM Transactions on Networking, vol. 6, no. 5, pp. 611-624, October 1998.
5. C. Chang, Performance Guarantees in Communication Networks. Springer-Verlag, 2000.
6. S. Chakraborty, S. Kunzli, and L. Thiele, "A general framework for analysing system properties in platform-based embedded system designs," in Proc. of Design, Automation and Test in Europe Conference, 2003, pp. 190-195.
7. Z. Lu and A. Jantsch, "TDM virtual-circuit configuration for network-onchip," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 16, no. 8, pp. 1021-1034, 2008.