An efficient compiler framework for cache bypassing on GPUs

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2013, Pages 516-523

  Xie, Xiaolong ^a   Liang, Yun ^a   Sun, Guangyu ^a   Chen, Deming ^b  

^a PEKING UNIVERSITY   (China)

^b UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

Cache Bypassing; Compiler Optimization; GPU

Indexed keywords

CACHE BYPASSING; COMPILER OPTIMIZATIONS; GENERAL PURPOSE GPU; GPU; GRAPHICS PROCESSING UNITS; INSTRUCTION SET ARCHITECTURE; PERFORMANCE METRICS; SCRATCH PAD MEMORY;

ACCESS CONTROL; ALGORITHMS; COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; COMPUTER GRAPHICS; PROGRAM COMPILERS; UBIQUITOUS COMPUTING;

CACHE MEMORY;

EID: 84893396474     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2013.6691165     Document Type: Conference Paper

References (35)

1. GE Intelligent Platforms. http://defense.ge-ip. com/products/hpec/c560.
2. Mosek. http://www.mosek.com/.
3. NVIDIA. Fermi GPUs www.nvidia.com/object/fermi-architecture.html.
4. NVIDIA. Kepler GPUs www.nvidia.com/object/nvidia-kepler.html.
5. NVIDIA. PTX Code http://docs.nvidia.com/cuda/pdf/ptx-isa-3.1.pdf.
6. NVIDIA. CUDA Programming Guide, Version 3.2.
7. NVIDIA. Profiler http://docs.nvidia.com/cuda/profiler-users-guide/index. html.
8. NVIDIA GPU Computing SDK. http://developer.nvidia.com/gpu-computing-sdk.
9. NVIDIA Tegra. http://www.nvidia.com/object/tegra.html.
10. QualcommInc. http://www.qualcomm.com/snapdragon.
11. SamSung Inc. www.samsung.com/exynos.
12. T. Cormen, C. Stein, R. Rivest, and C. Leiserson. Introduction to Algorithms. McGraw-Hill Higher Education, 2nd edition, 2001.
13. Z. Cui, Y. Liang, K. Rupnow, and D. Chen. An accurate GPU performance model for effective control flow divergence optimization. In IPDPS, 2012.
14. C. J. Wu et al. SHiP: signature-based hit predictor for high performance caching. In Micro, 2011.
15. J. A. Stratton et al. Parboil: A revised benchmark suite for scientific and commercial throughput computing. In IMPACT Technical Report, 2012.
16. J. D. Owens et al. GPU computing. Proceedings of the IEEE, 2008.
17. M. M. Baskaran et al. A compiler framework for optimization of affine loop nests for GPGPUs. In ICS, 2008.
18. S. Che et al. Rodinia: A benchmark suite for heterogeneous computing. Isn IISWC, 2009.
19. S. Ryoo et al. Optimization principles and application performance evaluation of a multithreaded GPU using CUDA. In PPoPP, 2008.
20. Y. Wu et al. Compiler managed micro-cache bypassing for high performance EPIC processors. In Micro, 2002.
21. P. Francesco et al. An integrated hardware/software approach for run-time scratchpad management. In DAC, 2004.
22. S. Hong and H. Kim. An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness. In ISCA, 2009.
23. W. Jia, K. A. Shaw, and M. Martonosi. Characterizing and improving the use of demand-fetched caches in GPUs. In ICS, 2012.
24. M. Kharbutli and Y. Solihin. Counter-based cache replacement and bypassing algorithms. In IEEE Transactions on Computers, 2008.
25. Y. Kim and A. Shrivastava. CuMAPz: A tool to analyze memory access patterns in CUDA. In DAC, 2011.
26. H. Kuo, T. Yen, B. C. Lai, and J. Jou. Cache capacity aware thread scheduling for irregular memory access on many-core GPGPUs. In ASPDAC, 2013.
27. Y. Liang, Z. Cui, K. Rupnow, and D. Chen. Register and thread structure optimization for GPUs. In ASPDAC, 2013.
28. Y. Liang et al. Real-time implementation and performance optimization of 3D sound localization on GPUs. In DATE, 2012.
29. Y. Liang and T. Mitra. Static analysis for fast and accurate design space exploration of caches. In CODES+ISSS, 2008.
30. H. Liu, M. Ferdman, J. Huh, and D. Burger. Cache Bursts: A new approach for eliminating dead blocks and increasing cache efficiency. In Micro, 2008.
31. I. J. Sung, J. A. Stratton, and W. W. Hwu. Data layout transformation exploiting memory-level parallelism in structured grid many-core applications. In PACT, 2010.
32. S. Udayakumaran, A. Dominguez, and R. Barua. Dynamic allocation for scratch-pad memory using compile-time decisions. ACM Trans. Embed. Comput. Syst., 5(2):472-511, May 2006.
33. Z. Wang, K. S. McKinley, A. L. Rosenberg, and C. C. Weems. Using the compiler to improve cache replacement decisions. In PACT, 2002.
34. Y. Yang, P. Xiang, J. Kong, and H. Zhou. A GPGPU compiler for memory optimization and parallelism management. In PLDI, 2010.
35. E. Z. Zhang, Y. Jiang, Z. Guo, K. Tian, and X. Shen. On-the-fly elimination of dynamic irregularities for GPU computing. In ASPLOS, 2011.