An accurate GPU performance model for effective control flow divergence optimization

Proceedings of the 2012 IEEE 26th International Parallel and Distributed Processing Symposium, IPDPS 2012

Volumn , Issue , 2012, Pages 83-94

  Cui, Zheng ^a   Liang, Yun ^a   Rupnow, Kyle ^a   Chen, Deming ^b  

^a ADVANCED DIGITAL SCIENCES CENTER   (Singapore)

^b UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

control flow divergence; CUDA; GPGPU; performance estimation; performance metric

Indexed keywords

CONTROL FLOWS; CUDA; GPGPU; PERFORMANCE ESTIMATION; PERFORMANCE METRICES;

COMPUTER GRAPHICS; COSINE TRANSFORMS; DISTRIBUTED PARAMETER NETWORKS; ESTIMATION; OPTIMIZATION; PARALLEL ARCHITECTURES;

PROGRAM PROCESSORS;

EID: 84866876242     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2012.18     Document Type: Conference Paper

References (26)

1. NVIDIA. CUDA. Available: http://developer.nvidia.com/object/cuda.html
2. K. O. W. Group. (2008). The OpenCL Specification (version 1.0.29, 8 ed.). Available: http://khronos.org/registry/cl/specs/opencl-1.0.29.pdf
3. S. S. Baghsorkhi, M. Delahaye, S. J. Patel, W. D. Gropp, and W.-m. W. Hwu, "An adaptive performance modeling tool for GPU architectures," PPoPP, 2010, pp. 105-114
4. E. Z. Zhang, Y. Jiang, Z. Guo, and X. Shen, "Streamlining GPU applications on the fly: thread divergence elimination through runtime thread-data remapping," ICS, 2010, pp. 115-126
5. E. Z. Zhang, Y. Jiang, Z. Guo, K. Tian, and X. Shen, "On-the-fly elimination of dynamic irregularities for GPU computing," ASPLOS, 2011, pp. 369-380
6. W. W. L. Fung, I. Sham, G. Yuan, and T. M. Aamodt, "Dynamic warp formation and scheduling for efficient gpu control flow," MICRO, 2007, pp. 407-420.
7. J. Meng, D. Tarjan, and K. Skadron, "Dynamic warp subdivision for integrated branch and memory divergence tolerance," ISCA, 2010, pp. 236-246.
8. S. Hong and H. Kim, "An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness," ISCA, 2009, pp. 152-163.
9. NVIDIA. (2011). Compute Visual Profiler User Guide. Available: http://developer.nvidia.com/nvidia-gpu-computing-documentation
10. T. Sherwood, E. Perelman, and B. Calder, "Basic block distribution analysis to find periodic behavior and simulation points in applications," PACT 2001, pp. 3-14.
11. A. Bakhoda, G. L. Yuan, W. W. L. Fung, H. Wong, and T. M. Aamodt, "Analyzing CUDA workloads using a detailed GPU simulator," ISPASS, 2009 pp. 163-174.
12. V. Sarkar, "Determining average program execution times and their variance," PLDI, 1989 pp. 298-312
13. S. Ryoo, "Program optimization strategies for data-parallel many-core processors," Ph.D Thesis, University of Illinois at Urbana-Champaign, 2008.
14. NVIDIA. (2011). Nvidia cuda c programming guide. Available: http://developer.nvidia.com/nvidia-gpu-computing-documentation
15. T. Kanungo, et al., "An efficient-means clustering algorithm: Analysis and implementation," IEEE TPAMI, pp. 881-892, 2002.
16. W. E. Lorensen H. E. Cline, "Marching cubes: A high resolution 3D surface construction algorithm," ACM Siggraph Computer Graphics, vol. 21, pp. 163-169, 1987.
17. G. M. Striemer and A. Akoglu, "Sequence alignment with GPU: Performance and design challenges," IPDPS, 2009, pp. 1-10
18. M. Schatz, C. Trapnell, A. Delcher, A. Varshney, "High-throughput sequence alignment using Graphics Processing Units," BMC bioinformatics, vol. 8, p. 474, 2007.
19. NVIDIA. Occupancy Calculator. http://developer.nvidia.com/object/cuda-3- 2-tooklit-rc.html.
20. CUDA-EC, NVIDIA Tesla Bio Workbench. http://www.nvidia.com/object/ec-on- tesla.html.
21. Siriwardena, T.R.P. Ranasinghe, D.N., " Accelerating global sequence alignment using CUDA compatible multi-core GPU ", ICIAfS, 2010, pp. 201-206.
22. Ruetsch G. and Micikevicius P., "Optimizing Matrix Transpose in CUDA", NVIDIA. 2009.
23. Wong, H., Papadopoulou, M.M, Sadooghi-Alvandi, M, and Moshovos. A "Demystifying GPU Microarchitecture through Microbenchmarking". ISPASS, 2010, pp. 235-246.
24. W. W. L. Fung, I. Sham, G. Yuan, and T. M. Aamodt. "Dynamic Warp Formation: Efficient MIMD Control Flow on SIMD Graphics Hardware". ACM TACO, Vol. 6, No.2, Article 7, 2009, pp. 1-37.
25. D. Min, J. Lu, and M. Do. "A Revisit to Cost Aggregation in Stereo Matching: How Far Can We Reduce Its Computational Redundancy ?" ICCV, 2011.
26. Y. Liang, Z. Cui, S. Zhao, K. Rupnow, Y. Zhang, D. L. Jones, and D. Chen. "Real-time Implemenation and Performance Optimization of 3D Sound Localization on GPUs." DATE, 2012.