Sparse matrix-vector multiplication on the Single-Chip Cloud Computer many-core processor

Journal of Parallel and Distributed Computing

Volumn 73, Issue 12, 2013, Pages 1539-1550

  Pichel, Juan C ^a   Rivera, Francisco F ^a  

^a Universidade de Santiago de Compostela ^*  (Spain)

Author keywords

Many core; Optimization; Performance; Power efficiency; Sparse matrix

Indexed keywords

DATA COMPRESSION TECHNIQUES; MANY-CORE; OPTIMIZATION TECHNIQUES; PERFORMANCE; POWER EFFICIENCY; SINGLE-CHIP CLOUD COMPUTERS; SPARSE MATRICES; SPARSE MATRIX-VECTOR MULTIPLICATION;

CLOUD COMPUTING; OPTIMIZATION; PROGRAM PROCESSORS;

EFFICIENCY;

EID: 84885948161     PISSN: 07437315     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.jpdc.2013.07.017     Document Type: Article

References (29)

1. P.R. Amestoy, T.A. Davis, and I.S. Duff An approximate minimum degree ordering algorithm SIAM J. Matrix Anal. Appl. 17 4 1996 886 905
2. M. Belgin, G. Back, C.J. Ribbens, Pattern-based sparse matrix representation for memory-efficient SMVM kernels, in: Proc. of the Int. Conf. on Supercomputing, 2009, pp. 100-109.
3. N. Bell, and M. Garland Efficient sparse matrix-vector multiplication on CUDA, Tech. Rep., NVIDIA 2008
4. A. Buttari, V. Eijkhout, J. Langou, and S. Filippone Performance optimization and modeling of blocked sparse kernels Int. J. High Perform. Comput. Appl. 21 4 2007 467 484 (Pubitemid 350011340)
5. A.L.G.A. Coutinho, M.A.D. Martins, R.M. Sydenstricker, and R.N. Elias Performance comparison of data-reordering algorithms for sparse matrix-vector multiplication in edge-based unstructured grid computations Internat. J. Numer. Methods Engrg. 66 3 2006 431 460
6. E. Cuthill, and J. McKee Several Strategies for Reducing the Bandwidth of Matrices 1972 Rose and Willoughby
7. T. Davis, University of Florida Sparse Matrix Collection, NA Digest 97 (23). http://www.cise.ufl.edu/research/sparse/matrices.
8. G. Goumas, K. Kourtis, N. Anastopoulos, V. Karakasis, and N. Koziris Performance evaluation of the sparse matrix-vector multiplication on modern architectures J. Supercomput. 50 1 2009 36 77
9. P. Gschwandtner, T. Fahringer, R. Prodan, Performance analysis and benchmarking of the Intel SCC, in: IEEE Int. Conf. on Cluster Computing, CLUSTER, 2011, pp. 139-149.
10. E.J. Im, K. Yelick, Optimizing sparse matrix vector multiplication on SMPs, in: Proc. of the 10th SIAM Conf. on Parallel Processing for Scientific Computing, 1999.
11. E.J. Im, K.A. Yelick, and R. Vuduc SPARSITY: optimization framework for sparse matrix kernels Int. J. High Perform. Comput. Appl. 18 1 2004 135 158
12. Intel, Measuring Processor Power: TDP vs. ACP, white paper, April 2011.
13. Intel Labs, SCC External Architecture Specification (EAS), November 2010.
14. Intel Labs, SCC Programmer's Guide, November 2011.
15. V. Karakasis, G. Goumas, N. Koziris, A comparative study of blocking storage methods for sparse matrices on multicore architectures, in: Proc. of IEEE Int. Conf. on Computational Science and Engineering, 2009, pp. 247-256.
16. G. Karypis, V. Kumar, METIS: a software package for partitioning unstructured graphs, partitioning meshes, and computing fill-reducing orderings of sparse matrices, 1997.
17. M. Korch, T. Rauber, C. Scholtes, Memory intensive applications on a many-core processor, in: IEEE Int. Conf. on High Performance Computing and Communications, 2011, pp. 126-134.
18. K. Kourtis, G. Goumas, N. Koziris, Optimizing sparse matrix-vector multiplication using index and value compression, in: Proc. of the Conference on Computing Frontiers, 2008, pp. 87-96.
19. N. Melot, K. Avdic, C. Kessler, J. Keller, Investigation of main memory bandwidth on Intel single-chip cloud computer, in: 3rd Many-core Application Research Community Symposium, 2011, pp. 107-110.
20. L. Oliker, X. Li, P. Husbands, and R. Biswas Effects of ordering strategies and programming paradigms on sparse matrix computations SIAM Rev. 44 3 2002 373 393
21. J.C. Pichel, J.A. Lorenzo, D.B. Heras, J.C. Cabaleiro, and T.F. Pena Analyzing the execution of sparse matrix-vector product on the Finisterrae SMP-NUMA system J. Supercomput. 58 2 2011 195 205
22. J.C. Pichel, F.F. Rivera, Experiences with the sparse matrix-vector multiplication on a many-core processor, in: Proc. of the IEEE 26th Int. Parallel and Distributed Processing Symposium Workshops, IPDPSW, 2012, pp. 7-15.
23. J.C. Pichel, F.F. Rivera, M. Fernández, and A. Rodríguez Optimization of sparse matrix-vector multiplication using reordering techniques on GPUs Microprocess. Microsyst. 36 2 2012 65 77
24. J.C. Pichel, D.E. Singh, J. Carretero, Reordering algorithms for increasing locality on multicore processors, in: Proc. of the IEEE Int. Conf. on High Performance Computing and Communications, 2008, pp. 123-130.
25. A. Pinar, M. Heath, Improving performance of sparse matrix-vector multiplication, in: Proc. of Supercomputing, 1999.
26. S. Toledo, Improving memory-system performance of sparse matrix-vector multiplication, in: Proc. of the 8th SIAM Conf. on Parallel Processing for Scientific Computing, 1997, pp. 711-726.
27. R.F. van der Wijngaart, T. Mattson, and W. Haas Light-weight communications on Intel's single-chip cloud computer processor ACM SIGOPS Oper. Syst. Rev. 45 2011 73 83
28. R. Vuduc, and H. Moon Fast sparse matrix-vector multiplication by exploiting variable block structure High Performance Computing and Communications Lecture Notes in Computer Science vol. 3726 2005 807 816
29. S. Williams, L. Oliker, R. Vuduc, J. Shalf, K. Yelick, J. Demmel, Optimization of sparse matrix-vector multiply on emerging multicore platforms, in: Proc. of the ACM/IEEE Conf. on Supercomputing, 2007, pp. 38:1-38:12.