Performance analysis and benchmarking of the intel SCC

Proceedings - IEEE International Conference on Cluster Computing, ICCC

Volumn , Issue , 2011, Pages 139-149

  Gschwandtner, Philipp ^a   Fahringer, Thomas ^a   Prodan, Radu ^a  

^a UNIVERSITY OF INNSBRUCK   (Austria)

Author keywords

benchmarking; communication; energy; performance; SCC; single chip cloud computer

Indexed keywords

ANALYTICAL MODEL; CLOCK FREQUENCY; CONFIGURABLE; CPU DESIGN; ENERGY; EXECUTION TIME; EXPERIMENTAL PROTOTYPE; HARDWARE ARCHITECTURE; MANY-CORE; MEMORY ACCESS; MEMORY CONTROLLER; MESH NETWORK; PARALLEL PROGRAM; PENTIUM; PERFORMANCE; PERFORMANCE ANALYSIS; POWER SETTINGS; POWER-AWARE; RUNTIMES; SCC; SHARED MEMORIES; SINGLE-CHIP;

BENCHMARKING; CLUSTER COMPUTING; COMPUTER ARCHITECTURE; COMPUTER GRAPHICS; ENERGY UTILIZATION; MATHEMATICAL MODELS; MESSAGE PASSING; NETWORK ARCHITECTURE; PARALLEL ARCHITECTURES;

CLOUD COMPUTING;

EID: 80955167944     PISSN: 15525244     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CLUSTER.2011.24     Document Type: Conference Paper

References (16)

1. S. Borkar, "Thousand core chips: a technology perspective," in Proceedings of the 44th annual Design Automation Conference, ser. DAC '07. New York, NY, USA: ACM, 2007, pp. 746-749. [Online]. Available: http://doi.acm.org/ 10.1145/1278480.1278667
2. SCC Programmer's Guide, October 2010.
3. J. Howard, S. Dighe, Y. Hoskote, S. Vangal, D. Finan, G. Ruhl, D. Jenkins, H. Wilson, N. Borkar, G. Schrom, F. Pailet, S. Jain, T. Jacob, S. Yada, S. Marella, P. Salihundam, V. Erraguntla, M. Konow, M. Riepen, G. Droege, J. Lindemann, M. Gries, T. Apel, K. Henriss, T. Lund-Larsen, S. Steibl, S. Borkar, V. De, R. Van Der Wijngaart, and T. Mattson, "A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS," in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International, February 2010, pp. 108 -109.
4. T. G. Mattson, M. Riepen, T. Lehnig, P. Brett, W. Haas, P. Kennedy, J. Howard, S. Vangal, N. Borkar, G. Ruhl, and S. Dighe, "The 48-core SCC Processor: the Programmer's View," in Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis, ser. SC '10. Washington, DC, USA: IEEE Computer Society, 2010, pp. 1-11. [Online]. Available: http://dx.doi.org/10.1109/SC.2010.53
5. T. Ainsworth and T. Pinkston, "On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus," in Networks-on- Chip, 2007. NOCS 2007. First International Symposium on, May 2007, pp. 18 -29.
6. M. Kistler, M. Perrone, and F. Petrini, "Cell Multiprocessor Communication Network: Built for Speed," Micro, IEEE, vol. 26, no. 3, pp. 10-23, May-June 2006.
7. S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, A. Singh, T. Jacob, S. Jain, V. Erraguntla, C. Roberts, Y. Hoskote, N. Borkar, and S. Borkar, "An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS," Solid-State Circuits, IEEE Journal of, vol. 43, no. 1, pp. 29-41, January 2008.
8. L. Seiler, D. Carmean, E. Sprangle, T. Forsyth, P. Dubey, S. Junkins, A. Lake, R. Cavin, R. Espasa, E. Grochowski, T. Juan, M. Abrash, J. Sugerman, and P. Hanrahan, "Larrabee: A Many-Core x86 Architecture for Visual Computing," IEEE Micro, vol. 29, pp. 10-21, 2009.
9. S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, and K. Skadron, "A performance study of general-purpose applications on graphics processors using CUDA," J. Parallel Distrib. Comput., vol. 68, pp. 1370-1380, October 2008. [Online]. Available: http://portal.acm.org/citation.cfm?id=1412749. 1412827
10. E. Lindholm, J. Nickolls, S. Oberman, and J. Montrym, "NVIDIA Tesla: A Unified Graphics and Computing Architecture," IEEE Micro, vol. 28, pp. 39-55, March 2008. [Online]. Available: http://portal.acm.org/citation.cfm?id= 1373105.1373197
11. R. Taylor and X. Li, "A Micro-benchmark Suite for AMD GPUs,"Parallel Processing Workshops, International Conference on, vol. 0, pp. 387-396, 2010.
12. SCC External Architecture Specification, November 2010.
13. R. Van Der Wijngaart and H. Jin, "NAS Parallel Benchmarks, Multi- Zone Versions," NASA Ames Research Center, Tech. Rep. NAS-03-010, July 2003.
14. V. Springel, "The cosmological simulation code gadget-2," Monthly Notices of the Royal Astronomical Society, vol. 364, no. 4, pp. 1105-1134, 2005.
15. J. D. McCalpin, "Memory Bandwidth and Machine Balance in Current High Performance Computers," IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter, pp. 19-25, Dec. 1995.
16. T. G. Mattson and R. F. Van Der Wijngaart, RCCE: a Small Library for Many-Core Communication, September 2010.