|
Volumn 58, Issue 2, 2011, Pages 195-205
|
Analyzing the execution of sparse matrix-vector product on the Finisterrae SMP-NUMA system
|
Author keywords
Memory hierarchy; NUMA; Sparse matrix; Thread affinity
|
Indexed keywords
ITS ARCHITECTURE;
MATRIX-VECTOR PRODUCTS;
MEMORY ACCESS PATTERNS;
MEMORY HIERARCHY;
NUMA;
SIGNIFICANT IMPACTS;
SPARSE MATRICES;
THREAD AFFINITY;
SUPERCOMPUTERS;
COMPUTER ARCHITECTURE;
|
EID: 80054888287
PISSN: 09208542
EISSN: 15730484
Source Type: Journal
DOI: 10.1007/s11227-010-0392-4 Document Type: Article |
Times cited : (4)
|
References (11)
|