Reordering algorithms for increasing locality on multicore processors

Proceedings - 10th IEEE International Conference on High Performance Computing and Communications, HPCC 2008

Volumn , Issue , 2008, Pages 123-130

  Pichel, Juan C ^a   Singh, David E ^a   Carretero, Jesús ^a  

^a UNIVERSIDAD CARLOS III DE MADRID   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

HIGH PERFORMANCE LIQUID CHROMATOGRAPHY; KETONES; ONLINE SEARCHING;

CACHE BEHAVIORS; CACHE HIERARCHIES; EXECUTION TIMES; IRREGULAR CODES; MULTICORE; MULTICORE PROCESSORS; PERFORMANCE IMPROVEMENTS; SHARED RESOURCES; SPARSE MATRIXES; STANDARD ALGORITHMS;

CODES (SYMBOLS);

EID: 56349128909     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCC.2008.96     Document Type: Conference Paper

References (24)

1. D. Applegate, R. Bixby, V. Chvátal, and W. Cook. The Traveling Salesman Problem: A Computational Study. Princeton University Press, 2006.
2. S. Browne, J. Dongarra, N. Garner, G. Ho, and P. Mucci. A portable programming interface for performance evaluation on modern processors. International Journal of High Performance Computing Applications, 14(3): 189-204, 2000.
3. D. Chandra, R Guo, S. Kim, and Y. Solihin. Predicting inter-thread cache contention on a chip multi-processor architecture. In Proc. of the 11th Int. Symposium on High-Performance Computer Architecture (HPCA), pages 340-351, 2005.
4. S. Chen, P. B. Gibbons, M. Kozuch, V. Liaskovitis, A. Ail-amaki, G. E. Blelloch, B. Falsafl, L. Fix, N. Hardavellas, T. C. Mowry, and C. Wilkerson. Scheduling threads for constructive cache sharing on CMPs. In Proc, of the 19th ACM Symposium on Parallel algorithms and architectures (SPAA), pages 105-115, 2007.
5. T. Davis. University of Florida Sparse Matrix Collection. NA Digest, 97(23), June 1997. http://www.cise.ufl.edu/research/sparse/matrices.
6. R. E. Grant and A. Afsahi. A comprehensive analysis of OpenMP applications on dual-core intel Xeon SMPs. In Proc. of IEEE Int. Parallel and Distributed Processing Symposium (IPDPS), pages 1-8, 2007.
7. D. B. Heras, J. C. Cabaleiro, and F. F. Rivera. Modeling data locality for the sparse matrix-vector product using distance measures. Parallel Computing, 27:897-912, 2001.
8. S. Hily and A. Seznec. Standard memory hierarchy does not fit Simultaneous Multithreading. In Proc. of the Workshop on Multithreaded Execution Architecture and Compilation (with HPCA-4), 1998.
9. E. J. Im, K. A. Yelick, and R. Vuduc. SPARSITY: Framework for optimizing sparse matrix-vector multiply. International Journal of High Performance Computing Applications, 18(1): 135-158, February 2004.
10. G. Karypis and V. Kumar. METIS: A software package for partitioning unstructured graphs, partitioning meshes, and computing fill-reducing orderings of sparse matrices, 1997.
11. J. L. Lo, J. S. Emer, H. M. Levy, R. L. Stamm, and D. M. Tullsen. Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading. ACM Transactions on Computer Systems, 15(3): 322-354, 1997.
12. D. T. Marr, F. Binns, D. L. Hill, G. Hinton, D. A. Koufary, J. A. Miller, and M. Upton. Hyper-Threading technology architecture and microarchitecture. Intel Technology Journal Ql, 2002.
13. R. Noronha and D. K. Panda. Improving scalability of OpenMP applications on multi-core systems using large page support. In Proc. of IEEE Int. Parallel and Distributed Processing Symposium (IPDPS), pages 1-8, 2007.
14. L. Oliker, X. Li, P. Husbands, and R. Biswas. Effects of ordering strategies and programming paradigms on sparse matrix computations. SIAM Review, 44(3): 373-393, 2002.
15. J. C. Pichel, D. B. Heras, J. C. Cabaleiro, and F. F. Rivera. Improving the locality of the sparse matrix-vector product on shared memory multiprocessors. In Euromicro Conf. on Parallel, Distributed and Network-based Processing (PDP), pages 66-71, 2004.
16. J. C. Pichel, D. B. Heras, J. C. Cabaleiro, and F. F. Rivera. Performance optimization of irregular codes based on the combination of reordering and blocking techniques. Parallel Computing, 31(8-9): 858-876, 2005.
17. A. Pinar and M. Heath. Improving performance of sparse matrix-vector multiplication. In Proc. of Supercomputing, 1999.
18. Y Saad. Iterative methods for sparse linear systems. SIAM (Society for Industrial and Applied Mathematics), 2003.
19. L. Spracklen and S. G. Abraham. Chip multithreading: Opportunities and challenges. In Proc. of the 11th Int. Symposium on High-Performance Computer Architecture (HPCA), pages 248-252, 2005.
20. S. Toledo. Improving memory-system performance of sparse matrix-vector multiplication. In Proc. of the 8th SIAM Conf. on parallel processing for scientific computing, Mar. 1997.
21. N. Tuck and D. M. Tullsen. Initial observations of the simultaneous multithreading Pentium 4 processor. In Proc. of the 12th Int. Conference on Parallel Architectures and Compilation Techniques (PACT), 2003.
22. D. M. Tullsen, S. Eggers, and H. M. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In Proc. of the 22th Int. Symposium on Computer Architecture, pages 392-403, 1995.
23. S. Williams, L. Oliker, R. Vuduc, J. Shalf, K. Yelick, and J. Demmel. Optimization of sparse matrix-vector multiply on emerging multicore platforms. In Proc. of Supercomputing (SC), 2007.
24. L. Zhao, R. Iyer, R. Illikkal, J. Moses, S. Makineni, and D. Newell. Cachescouts: Fine-grain monitoring of shared caches in CMP platforms. In Proc. of the 16th Int. Conference on Parallel Architecture and Compilation Techniques (PACT), pages 339-352, 2007.