Memory-intensive applications on a many-core processor

Proc.- 2011 IEEE International Conference on HPCC 2011 - 2011 IEEE International Workshop on FTDCS 2011 -Workshops of the 2011 Int. Conf. on UIC 2011- Workshops of the 2011 Int. Conf. ATC 2011

Volumn , Issue , 2011, Pages 126-134

  Korch, Matthias ^a   Rauber, Thomas ^a   Scholtes, Carsten ^a  

^a UNIVERSITY OF BAYREUTH   (Germany)

Author keywords

initial value problems; Intel SCC; many core; memory intensive applications; message passing; ordinary differential equations; performance evaluation

Indexed keywords

DISTRIBUTED SYSTEMS; INTEL SCC; MANY-CORE; MANY-CORE ARCHITECTURE; PERFORMANCE EVALUATION; PROGRAMMING MODELS; SINGLE-CHIP;

CLOUD COMPUTING; COMPUTER PROGRAMMING; EXPERIMENTS; INITIAL VALUE PROBLEMS; MESSAGE PASSING; OPTIMIZATION;

ORDINARY DIFFERENTIAL EQUATIONS;

EID: 81555226707     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCC.2011.26     Document Type: Conference Paper

References (12)

1. R. Hulten, C. Kessler, and J. Keller, "Optimized on-chip pipelined mergesort on the Cell/B.E," in Euro-Par 2010, Part II, ser. LNCS, no. 6272, 2010, pp. 187-198.
2. J. C. Pichel, D. E. Singh, and J. Carretero, "Reordering algorithms for increasing locality on multicore processors," 10th IEEE Int. Conf. on High Performance Computing and Communications, pp. 123-130, 2008.
3. J. Howard et al., "A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS," in 2010 IEEE Int. Solid-State Circuits Conf. Digest of Technical Papers (ISSCC), 2010, pp. 108-109.
4. T. G. Mattson et al., "The 48-core SCC processor: the programmer's view," in Proceedings of the 2010 ACM/IEEE Int. Conf. for High Performance Computing, Networking, Storage and Analysis (SC'10). IEEE, 2010.
5. T. Mattson and R. van der Wijngaart, RCCE: a Small Library for Many-Core Communication, Intel Labs, 2010.
6. B. Marker et al., "Programming many-core architectures - A case study: Dense matrix computations on the intel SCC processor," Univ. of Texas at Austin, Dep. of Comp. Sc., Tech. Rep. TR-11-03, Jan. 2011, submitted to HPDC '11.
7. C. Clauss, S. Lankes, J. Galowicz, and T. Bemmerl, iRCCE: A Non-blocking Communication Extension to the RCCE Communication Library for the Intel Single-Chip Cloud Computer, Chair for Operating Systems, RWTH Aachen University, Dec. 2010, Users' Guide and API Manual.
8. C. Clauss, S. Lankes, P. Reble, and T. Bemmerl, "Evaluation and improvements of programming models for the Intel SCC many-core processor," to be submitted to Int. Workshop on New Algorithms and Programming Models for the Manycore Era - APMM 2011 to be held in conjunction with HPCS2011.
9. E. Hairer, S. P. Nørsett, and G. Wanner, Solving Ordinary Differential Equations I: Nonstiff Problems, 2nd ed. Berlin: Springer, 2000.
10. M. Korch and T. Rauber, "Parallel low-storage Runge-Kutta solvers for ODE systems with limited access distance," Int. J. High Perf. Comp. Appl., 2010, in press.
11. M. Korch, T. Rauber, and C. Scholtes, "Scalability and locality of extrapolation methods for distributed-memory architectures," in Euro-Par 2010, Part II, ser. LNCS, no. 6272. Springer, 2010, pp. 65-76.
12. -, "Scalability and locality of extrapolation methods on large parallel systems," Concurrency and Computation: Practice and Experience, vol. online, no. Early View, p. 27, 2011. [Online]. Available: http://dx.doi.org/10.1002/cpe.1765