State-of-the-art SoC communication architectures

Embedded Systems: Handbook

Volumn , Issue , 2005, Pages 20-1-20-22

  Ayala, José L ^a   López Vallejo, Marisa ^a   Bertozzi, Davide ^a   Benini, Luca ^b  

^a UNIVERSIDAD POLITÉCNICA DE MADRID   (Spain)

^b UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84882090376     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1201/9781420038163     Document Type: Chapter

References (33)

1. R. Ho, K.W. Mai, and M.A. Horowitz. The future of wires. Proceedings of the IEEE, 89:490-504, 2001.
2. L. Benini and G. De Micheli. Networks on chips: a new SoC paradigm. IEEE Computer, 35:70-78, 2002.
3. J. Henkel, W. Wolf, and S. Chakradhar. On-chip networks: a scalable, communication-centric embedded system design paradigm. In Proceedings of the International Conference on VLSI Design, January 2004, pp. 845-851.
4. ARM. AMBA Specification v2.0, 1999.
5. ARM. AMBA Multi-Layer AHB Overview, 2001.
6. ARM. AMBA AXI Protocol Specification, 2003.
7. IBM Microelectronics. Core Connect Bus Architecture Overview, 1999.
8. G.W. Doerre and D.E. Lackey. The IBM ASIC/SoC methodology. A recipe for first-time success. IBM Journal of Research & Development, 46: 649-660, 2002.
9. IBM Microelectronics. The Core Connect Bus Architecture White Paper, 1999.
10. P. Wodey, G. Camarroque, F. Barray, R. Hersemeule, and J.P. Cousin. LOTOS code generation for model checking of STBus based SoC: the STBus interconnection. In Proceedings of ACM and IEEE International Conference on Formal Methods and Models for Co-Design, June 2003, pp. 204-213.
11. Richard Herveille. Combining WISHBONE Interface Signals, Application Note, April 2001.
12. Richard Herveille. WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores. Specification, 2002.
13. Rudolf Usselmann. Open Cores SoC Bus Review, 2001.
14. Sonics Inc. µ-Networks. Technical Overview, 2002.
15. Sonics Inc. Silicon Backplane III Micro Network IP. Product Brief, 2002.
16. Philip de Nier. Property checking of PI-bus modules. In Proceedings of the Workshop on Circuits, Systems and Signal Processing (ProRISC99), J.P. Veen, Ed. STW, Technology Foundation, Mierlo, The Netherlands, 1999, pp. 343-354.
17. ESPRIT, 1996, http://www.cordis.lu/esprit/src/results/res_area/omi/omi10.htm
18. Altera. AHB to Avalon & Avalon to AHB Bridges, 2003.
19. Altera. Avalon Bus Specification, 2003.
20. Palmchip. Overview of the Core Frame Architecture, 2001.
21. IDT. IDT Peripheral Bus (IPBus). Intermodule Connection Technology Enables Broad Range of System-Level Integration, 2002.
22. Motorola. IP Interface. Semiconductor Reuse Standard, 2001.
23. W.J. Bainbridge and S.B. Furber. MARBLE: an asynchronous on-chip macrocell bus. Microprocessors and Microsystems, 24: 213-222, 2000.
24. Altera. Atlantic Interface. Functional Specification, 2002.
25. Clear Speed. Clear Connect Bus. Scalable High Performance On-Chip Interconnect, 2003.
26. Summary of So C Interconnection Buses, 2004, http://www.silicore.net/uCbusum.htm
27. Synopsys Co Centric, 2004, http://www.synopsys.com
28. L. Benini, D. Bertozzi, D. Bruni, N. Drago, F. Fummi, and M. Poncino. System C cosimulation and emulation of multiprocessor So C designs. IEEE Computer, 36: 53-59, 2003.
29. F. Poletti, D. Bertozzi, A. Bogliolo, and L. Benini. Performance analysis of arbitration policies for SoC communication architectures. Journal of Design Automation for Embedded Systems, 8: 189-210, 2003.
30. M. Loghi, F. Angiolini, D. Bertozzi, L. Benini, and R. Zafalon. Analyzing on-chip communication in a MPSoC environment. In Proceedings of the IEEEDesign Automation and Test in Europe Conference (DATE04), February 2004, pp. 752-757.
31. E. Rijpkema, K. Goossens, and A. Radulescu. Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip. In Proceedings of Design Automation and Test in Europe, March 2003, pp. 350-355.
32. K. Lee et al. A 51 Mw 1.6 GHz on-chip network for low power heterogeneous SoC platform. In ISSCC Digest of Technical Papers, 2004, pp. 152-154.
33. E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny. QNoC: QoS architecture and design process for network on chip. The Journal of Systems Architecture, Special Issue on Networks on Chip, 50(2-3):105-128, February 2004.