Holistic run-time parallelism management for time and energy efficiency

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2013, Pages 337-348

  Sridharan, Srinath ^a   Gupta, Gagan ^a   Sohi, Gurindar S ^a  

^a University of Wisconsin   (United States)

Author keywords

autotuning; parallel programming; performance portability; performance tuning; run time optimization

Indexed keywords

AUTOTUNING; DEGREE OF PARALLELISM; HARDWARE AND SOFTWARE; PARALLEL PROGRAMMING MODEL; PERFORMANCE PORTABILITY; PERFORMANCE TUNING; RUNTIME OPTIMIZATION; STATE-OF-THE-ART APPROACH;

ENERGY EFFICIENCY; MULTIPROGRAMMING; PARALLEL PROGRAMMING;

INTELLIGENT CONTROL;

EID: 84879814702     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2464996.2465016     Document Type: Conference Paper

References (46)

1. Intel64 and IA-32 Architectures Software Developer's Manual Combined Volumes 3A and 3B: System Programming Guide, Parts 1 and 2. http://www.intel. com/Assets/PDF/manual/325384.pdf.
2. M. D. Allen. Data-Driven Decomposition of Sequential Programs for Determinate Parallel Execution. PhD thesis, University of Wisconsin, Madison, 2010.
3. M. D. Allen, S. Sridharan, and G. S. Sohi. Serialization sets: a dynamic dependence-based parallel execution model. In PPoPP '09, pages 85-96, New York, NY, USA, 2009.
4. A. Anand, C. Muthukrishnan, A. Akella, and R. Ramjee. Redundancy in network traffic: findings and implications. SIGMETRICS '09, pages 37-48, New York, NY, USA, 2009.
5. T. E. Anderson, B. N. Bershad, E. D. Lazowska, and H. M. Levy. Scheduler activations: effective kernel support for the user-level management of parallelism. In Proceedings of the thirteenth ACM symposium on Operating systems principles, SOSP '91, pages 95-109, New York, NY, USA, 1991. ACM.
6. R. L. Bocchino, Jr., V. S. Adve, D. Dig, S. V. Adve, S. Heumann, R. Komuravelli, J. Overbey, P. Simmons, H. Sung, and M. Vakilian. A type and effect system for deterministic parallel java. OOPSLA '09, pages 97-116, New York, NY, USA, 2009.
7. S. Borkar. Designing reliable systems from unreliable components: the challenges of transistor variability and degradation. MICRO '05, 25(6):10-16, 2005.
8. S. Boyd-Wickizer, A. T. Clements, Y. Mao, A. Pesterev, M. F. Kaashoek, R. Morris, and N. Zeldovich. An analysis of linux scalability to many cores. OSDI'10, pages 1-8, Berkeley, CA, USA, 2010. USENIX Association.
9. M. Curtis-Maury, J. Dzierwa, C. D. Antonopoulos, and D. S. Nikolopoulos. Online power-performance adaptation of multithreaded programs using hardware event-based prediction. ICS '06, pages 157-166, New York, NY, USA, 2006.
10. M. Curtis-Maury, A. Shah, F. Blagojevic, D. S. Nikolopoulos, B. R. de Supinski, and M. Schulz. Prediction models for multi-dimensional power-performance optimization on many cores. PACT '08, pages 250-259, New York, NY, USA, 2008.
11. D. J. DeWitt, R. H. Katz, F. Olken, L. D. Shapiro, M. R. Stonebraker, and D. A. Wood. Implementation techniques for main memory database systems. SIGMOD '84, pages 1-8, New York, NY, USA, 1984.
12. E. Ebrahimi, C. J. Lee, O. Mutlu, and Y. N. Patt. Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems. In ASPLOS '10, pages 335-346, New York, NY, USA, 2010.
13. M. Frigo, C. E. Leiserson, and K. H. Randall. The implementation of the Cilk-5 multithreaded language. In PLDI '98, pages 212-223, 1998.
14. S. H. Fuller and E. Lynette I. Millett. The Future of Computing Performance: Game Over or Next Level? The National Academies Press, 2011.
15. M. Gendreau. An Introduction to Tabu Search. In F. Glover and G. Kochenberger, editors, Handbook of Metaheuristics, chapter 2, pages 37-54. Kluwer Academic Publishers, 2003.
16. J. Gilchrist. Parallel data compression with bzip2. In ICPDCS '04, pages 559-564, 2004.
17. F. Glover and M. Laguna. Tabu Search. Kluwer Academic Publishers, Norwell, MA, USA, 1997.
18. G. Gupta and G. S. Sohi. Dataflow execution of sequential imperative programs on multicore architectures. In MICRO '11, pages 59-70, New York, NY, USA, 2011.
19. R. Illikkal, V. Chadha, A. Herdrich, R. Iyer, and D. Newell. PIRATE: QoS and performance management in CMP architectures. SIGMETRICS Perform. Eval. Rev., 37:3-10, March 2010.
20. R. Iyer. CQoS: a framework for enabling QoS in shared caches of CMP platforms. In ICS '04, pages 257-266, New York, NY, USA, 2004.
21. R. Iyer, L. Zhao, F. Guo, R. Illikkal, S. Makineni, D. Newell, Y. Solihin, L. Hsu, and S. Reinhardt. Qos policies and architecture for cache/memory in cmp platforms. SIGMETRICS Perform. Eval. Rev., 35(1):25-36, June 2007. (Pubitemid 350158070)
22. J. O. Kephart and D. M. Chess. The vision of autonomic computing. Computer, 36(1):41-50, Jan. 2003.
23. S. Kim, D. Chandra, and Y. Solihin. Fair cache sharing and partitioning in a chip multiprocessor architecture. In PACT '04, pages 111-122, 2004.
24. M. Kulkarni, M. Burtscher, K. Pingali, and C. Cascaval. Lonestar: A suite of parallel irregular programs. In ISPASS '09, pages 65-76, April 2009.
25. J. Lee, H. Wu, M. Ravichandran, and N. Clark. Thread tailor: dynamically weaving threads together for efficient, adaptive parallel applications. In ISCA '10, pages 270-279, New York, NY, USA, 2010.
26. D. Li, B. de Supinski, M. Schulz, K. Cameron, and D. Nikolopoulos. Hybrid MPI/OpenMP power-aware computing. In IPDPS '10, pages 1-12, April 2010.
27. J. Li and J. Martinez. Power-performance implications of thread-level parallelism on chip multiprocessors. In ISPASS '05, pages 124 -134, March 2005.
28. J. Li and J. Martinez. Dynamic power-performance adaptation of parallel computation on chip multiprocessors. In HPCA '06, pages 77-87, Feb. 2006.
29. R. Liu, K. Klues, S. Bird, S. Hofmeyr, K. Asanović, and J. Kubiatowicz. Tessellation: space-time partitioning in a manycore client os. HotPar'09, pages 10-10, Berkeley, CA, USA, 2009.
30. J. D. McCalpin. Memory bandwidth and machine balance in current high performance computers. TCCA Newsletter, pages 19-25, Dec. 1995.
31. C. McCann, R. Vaswani, and J. Zahorjan. A dynamic processor allocation policy for multiprogrammed shared-memory multiprocessors. ACM Trans. Comput. Syst., 11(2):146-178, May 1993. (Pubitemid 23668699)
32. P. Mucci, S. Browne, C. Deane, and G. Ho. Papi: A portable interface to hardware performance counters. In Proc. Dept. of Defense HPCMP Users Group Conference, pages 7-10, 1999.
33. O. Mutlu and T. Moscibroda. Stall-time fair memory access scheduling for chip multiprocessors. In MICRO '07, pages 146-160, 2007.
34. O. Mutlu and T. Moscibroda. Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared dram systems. In ISCA '08, pages 63-74, 2008.
35. K. J. Nesbit, N. Aggarwal, J. Laudon, and J. E. Smith. Fair queuing memory systems. In MICRO '06, pages 208-222, 2006.
36. K. J. Nesbit, J. Laudon, and J. E. Smith. Virtual private caches. In ISCA '07, pages 57-68, New York, NY, USA, 2007.
37. H. Pan, B. Hindman, and K. Asanović. Composing parallel software efficiently with lithe. In PLDI '10, pages 376-387, New York, NY, USA, 2010.
38. J. Perez, R. Badia, and J. Labarta. A dependency-aware task-based programming environment for multi-core architectures. In Cluster Computing, 2008 IEEE International Conference on, pages 142 -151, 29 2008-oct. 1 2008.
39. A. Raman, H. Kim, T. Oh, J. W. Lee, and D. I. August. Parallelism orchestration using DoPE: the degree of parallelism executive. In PLDI '11, pages 26-37, New York, NY, USA, 2011. ACM.
40. A. Raman, A. Zaks, J. W. Lee, and D. I. August. Parcae: a system for flexible parallel execution. In PLDI '12, pages 133-144, New York, NY, USA, 2012.
41. C. Ranger, R. Raghuraman, A. Penmetsa, G. Bradski, and C. Kozyrakis. Evaluating mapreduce for multi-core and multiprocessor systems. HPCA '07, pages 13-24, Washington, DC, USA, 2007.
42. J. Reinders. Intel Threading Building Blocks. O'Reilly Media, Inc., 2007.
43. U. Richter, M. Mnif, J. Branke, C. Müller-Schloer, and H. Schmeck. Towards a generic observer/controller architecture for organic computing. In C. Hochberger and R. Liskowsky, editors, GI Jahrestagung (1), volume 93 of LNI, pages 112-119. GI, 2006.
44. H. Sasaki, T. Tanimoto, K. Inoue, and H. Nakamura. Scalability-based manycore partitioning. In PACT '12, pages 107-116, New York, NY, USA, 2012.
45. M. A. Suleman, M. K. Qureshi, and Y. N. Patt. Feedback-driven threading: power-efficient and high-performance execution of multithreaded workloads on CMPs. In ASPLOS '08, pages 277-286, 2008.
46. J. Teich, J. Henkel, A. Herkersdorf, D. Schmitt-Landsiedel, W. Schroder-Preikschat, and G. Snelting. Invasive computing: An overview. In Multiprocessor System-on-Chip, pages 241-268. 2011.