Dataflow execution of sequential imperative programs on multicore architectures

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2011, Pages 59-70

  Gupta, Gagan ^a   Sohi, Gurindar S ^a  

^a University of Wisconsin   (United States)

Author keywords

dataflow; determinacy; multicore; programming

Indexed keywords

BENCHMARK PROGRAMS; DATAFLOW; DETERMINACY; EXECUTION MODEL; IMPERATIVE PROGRAMS; MULTI CORE; MULTI-CORE MACHINES; MULTI-CORE PROCESSOR; MULTICORE ARCHITECTURES; MULTIPLE PROCESSING CORES; MULTITHREADED PROGRAMMING; PARALLEL EXECUTIONS; PROGRAM DEVELOPMENT; PROGRAM EXECUTION MODEL; SEQUENTIAL PROGRAMS; SOFTWARE RUNTIME;

BENCHMARKING; DATA FLOW ANALYSIS; MATHEMATICAL PROGRAMMING; MULTIPROCESSING PROGRAMS; MULTITASKING; PARALLEL ARCHITECTURES; PARALLEL PROGRAMMING; PROGRAM PROCESSORS; SOFTWARE ARCHITECTURE;

MULTICORE PROGRAMMING;

EID: 84858770555     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2155620.2155628     Document Type: Conference Paper

References (24)

1. Allen, M.D., Sridharan, S., and Sohi, G.S. Serialization sets: a dynamic dependence-based parallel execution model. PPOPP, (2009), 85-96.
2. Allen, M.D. Data-driven Decomposition of Sequential Programs for Determinate Parallel Execution. Doctoral Thesis. Computer Sciences Department, University of Wisconsin-Madison, (2010).
3. Arvind, K. and Nikhil, R.S. Executing a Program on the MIT Tagged-Token Dataflow Architecture. IEEE Transactions on Computers 39, (1990), 300-318.
4. Balakrishnan, S. and Sohi, G.S. Program demultiplexing: Data-flow based speculative parallelization of methods in sequential programs. ISCA, (2006), 302-313. (Pubitemid 46016624)
5. Bocchino, R.L., Adve, V.S., Dig, D., et al. A type and effect system for deterministic parallel Java. OOPSLA '09, (2009), 97-116.
6. Booch, G., Maksimchuk, R., Engle, M., Young, B., Conallen, J., and Houston, K. Object-oriented analysis and design with applications, third edition. Addison-Wesley Profession, (2007).
7. Bridges, M.J., Vachharajani, N., Zhang, Y., Jablin, T., and August, D. Revisiting the Sequential Programming Model for Multi-Core. MICRO, (2007), 69-84.
8. Culler, D.E. and Arvind. Resource requirements of dataflow programs. ISCA, (1988), 141-150.
9. Denning, P.J. and Dennis, J.B. The resurgence of parallelism. Communications of the ACM 53, 6 (2010), 30-32.
10. Etsion, Y., Cabarcas, F., Rico, A., et al. Task Superscalar: An Out-of-Order Task Pipeline. MICRO, (2010), 89-100.
11. Frigo, M., Leiserson, C.E., and Randall, K.H. The implementation of the Cilk-5 multithreaded language. PLDI, (1998), 212-223.
12. Gay, D., Galenson, J., Nail, M., and Yelick, K. Yada: Straightforward parallel programming. Parallel Computing 37, 9 (2011), 499-652.
13. Gilchrist, J. Parallel Data compression with Bzip2. http://compression. ca/pbzip2/.
14. Hammond, L., Hubbert, B.A., Siu, M., Prabhu, M.K., Chen, M., and Olukotun, K. The Stanford Hydra CMP. MICRO, (2000), 71-84.
15. Harris, T., Larus, J., and Rajwar, R. Transactional Memory, 2nd edition. Synthesis Lectures on Computer Architecture, M. Hill, Ed., Morgan Claypool Publishers, (2010).
16. Intel Thread Building Blocks: Reference Manual. Intel, (2011).
17. Karp, R.M. and Miller, R.E. Properties of a Model for Parallel Computations: Determinancy, Termination, Queueing. SIAM Journal on Applied Mathematics 14, 6 (1966), 1390-1411.
18. Lee, E.A. The Problem with Threads. Computer 39, (2006), 33-42.
19. Mattson, T.G., Sanders, B.G., and Massingill, B.L. Patterns for Parallel Programming, Addison-Wesley, (2005).
20. Moshovos, A. and Sohi, G.S. Microarchitectural innovations: boosting microprocessor performance beyond semiconductor technology scaling. Proceedings of the IEEE 89, 11 (2001), 1560-1575. (Pubitemid 33766637)
21. Perez, J.M., Badia, R.M., and Labarta, J. A dependencyaware task-based programming environment for multi-core architectures. 2008 IEEE Intl. Conf. on Cluster Computing, (2008), 142-151.
22. Rinard, M.C., Scales, D.J., and Lam, M.S. Jade: a high-level, machine-independent language for parallel programming. Computer 26, 6 (1993), 28-38.
23. Sohi, G.S., Breach, S.E., and Vijaykumar, T.N. Multiscalar processors. ISCA, (1995), 414-425.
24. Sutter, H. and Larus, J. Software and the Concurrency Revolution. ACM Queue 3, 6, (2005), 54-62.