메뉴 건너뛰기




Volumn , Issue , 2012, Pages

A practical method for estimating performance degradation on multicore processors, and its application to HPC workloads

Author keywords

[No Author keywords available]

Indexed keywords

DATA CENTER CONSOLIDATION; DISTRIBUTED APPLICATIONS; HARDWARE UTILIZATION; IMPROVE PERFORMANCE; MACHINE LEARNING MODELS; MULTI-CORE PROCESSOR; PERFORMANCE DEGRADATION; WORKLOAD CONSOLIDATION;

EID: 84877689380     PISSN: 21674329     EISSN: 21674337     Source Type: Conference Proceeding    
DOI: 10.1109/SC.2012.11     Document Type: Conference Paper
Times cited : (61)

References (21)
  • 1
    • 21244474546 scopus 로고    scopus 로고
    • Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture
    • D. Chandra, F. Guo, S. Kim, and Y. Solihin, "Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture," in HPCA, 2005.
    • (2005) HPCA
    • Chandra, D.1    Guo, F.2    Kim, S.3    Solihin, Y.4
  • 2
    • 63549085110 scopus 로고    scopus 로고
    • Analysis and Approximation of Optimal Co-Scheduling on Chip Multiprocessors
    • Y. Jiang, X. Shen, J. Chen, and R. Tripathi, "Analysis and Approximation of Optimal Co-Scheduling on Chip Multiprocessors," in PACT, 2008.
    • (2008) PACT
    • Jiang, Y.1    Shen, X.2    Chen, J.3    Tripathi, R.4
  • 3
    • 47249103334 scopus 로고    scopus 로고
    • Using OS Observations to Improve Performance in Multicore Systems
    • R. Knauerhase, P. Brett, B. Hohlt, T. Li, and S. Hahn, "Using OS Observations to Improve Performance in Multicore Systems," IEEE Micro, vol. 28, no. 3, pp. pp. 54-66, 2008.
    • (2008) IEEE Micro , vol.28 , Issue.3 , pp. 54-66
    • Knauerhase, R.1    Brett, P.2    Hohlt, B.3    Li, T.4    Hahn, S.5
  • 4
    • 77954607799 scopus 로고    scopus 로고
    • Resource-Conscious Scheduling for Energy Efficiency on Multicore Processors
    • A. Merkel, J. Stoess, and F. Bellosa, "Resource-Conscious Scheduling for Energy Efficiency on Multicore Processors," in EuroSys, 2010.
    • (2010) EuroSys
    • Merkel, A.1    Stoess, J.2    Bellosa, F.3
  • 6
    • 77954569425 scopus 로고    scopus 로고
    • Q-clouds: Managing performance interference effects for qos-aware clouds
    • Proceedings of the 5th European conference on Computer systems, ser.
    • R. Nathuji, A. Kansal, and A. Ghaffarkhah, "Q-clouds: managing performance interference effects for qos-aware clouds," in Proceedings of the 5th European conference on Computer systems, ser. EuroSys '10, 2010.
    • (2010) EuroSys '10
    • Nathuji, R.1    Kansal, A.2    Ghaffarkhah, A.3
  • 7
    • 82155203098 scopus 로고    scopus 로고
    • Cuanta: Quantifying effects of shared on-chip resource interference for consolidated virtual machines
    • Proceedings of the 2nd ACM Symposium on Cloud Computing, ser.
    • S. Govindan, J. Liu, A. Kansal, and A. Sivasubramaniam, "Cuanta: quantifying effects of shared on-chip resource interference for consolidated virtual machines," in Proceedings of the 2nd ACM Symposium on Cloud Computing, ser. SOCC '11, 2011.
    • (2011) SOCC '11
    • Govindan, S.1    Liu, J.2    Kansal, A.3    Sivasubramaniam, A.4
  • 9
    • 0036038691 scopus 로고    scopus 로고
    • Symbiotic jobscheduling with priorities for a simultaneous multithreading processor
    • Proceedings of the 2002 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, ser.
    • A. Snavely, D. M. Tullsen, and G. Voelker, "Symbiotic jobscheduling with priorities for a simultaneous multithreading processor," in Proceedings of the 2002 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, ser. SIGMETRICS '02, 2002, pp. 66-76.
    • (2002) SIGMETRICS '02 , pp. 66-76
    • Snavely, A.1    Tullsen, D.M.2    Voelker, G.3
  • 11
    • 47249165359 scopus 로고    scopus 로고
    • Thread Clustering: Sharing-Aware Scheduling on SMP-CMP-SMT Multiprocessors
    • D. Tam, R. Azimi, and M. Stumm, "Thread Clustering: Sharing-Aware Scheduling on SMP-CMP-SMT Multiprocessors," in Proceedings of EuroSys, 2007.
    • Proceedings of EuroSys, 2007
    • Tam, D.1    Azimi, R.2    Stumm, M.3
  • 13
    • 80052533056 scopus 로고    scopus 로고
    • Architecting on-chip interconnects for stacked 3d stt-ram caches in cmps
    • A. K. Mishra, X. Dong, G. Sun, Y. Xie, N. Vijaykrishnan, and C. R. Das, "Architecting on-chip interconnects for stacked 3d stt-ram caches in cmps," in ISCA, 2011.
    • (2011) ISCA
    • Mishra, A.K.1    Dong, X.2    Sun, G.3    Xie, Y.4    Vijaykrishnan, N.5    Das, C.R.6
  • 14
    • 77952558442 scopus 로고    scopus 로고
    • Atlas: A scalable and high-performance scheduling algorithm for multiple memory controllers
    • Y. Kim, D. Han, O. Mutlu, and M. Harchol-Balter, "Atlas: A scalable and high-performance scheduling algorithm for multiple memory controllers," in HPCA, 2010.
    • (2010) HPCA
    • Kim, Y.1    Han, D.2    Mutlu, O.3    Harchol-Balter, M.4
  • 20
    • 79957465443 scopus 로고    scopus 로고
    • Mechanistic-empirical processor performance modeling for constructing cpi stacks on real hardware
    • S. Eyerman, K. Hoste, and L. Eeckhout, "Mechanistic-empirical processor performance modeling for constructing cpi stacks on real hardware," in ISPASS, 2011.
    • (2011) ISPASS
    • Eyerman, S.1    Hoste, K.2    Eeckhout, L.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.