High Holding Current SCRs (HHI-SCR) for ESD protection and latch-up immune IC operation

Electrical Overstress/Electrostatic Discharge Symposium Proceedings

Volumn 2002-January, Issue , 2002, Pages 10-17

  Mergens, Markus P J ^a   Russ, Christian C ^a   Verhaege, Koen G ^b   Armer, John ^a   Jozwiak, Phillip C ^a   Mohn, Russ ^a  

^a SARNOFF CORPORATION   (United States)

^b Sarnoff Europe   (Belgium)

Author keywords

Anodes; Breakdown voltage; Circuits; Clamps; Dynamic voltage scaling; Electrostatic discharge; Europe; MOS devices; Protection; Thyristors

Indexed keywords

ANODES; BICMOS TECHNOLOGY; CLAMPING DEVICES; ELECTRIC BREAKDOWN; ELECTRIC POWER SYSTEM PROTECTION; ELECTROSTATIC DEVICES; ELECTROSTATIC DISCHARGE; MOS DEVICES; NETWORKS (CIRCUITS); THYRISTORS; VOLTAGE SCALING;

AREA-EFFICIENT; DEVICE DESIGN; ESD PROTECTION; EUROPE; HIGH HOLDING CURRENTS; NORMAL OPERATIONS; OPERATION MODE; PROTECTION;

INTEGRATED CIRCUIT DESIGN;

EID: 84875290566     PISSN: 07395159     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. C. Russ, M. Mergens, K. Verhaege, J. Armer, P. Jozwiak, G. Kolluri, and L. Avery, "GGSCRs: GGNMOS Triggered Silicon Controlled Rectifiers for ESD Protection in Deep Sub-Micron CMOS Processes," EOS/ESD 2001, pp. 22.
2. L. R. Avery, "Using SCRs as Transient Protection Structures in Integrated Circuits," EOS/ESD 1983, pp. 177.
3. A. Chatterjee and T. Polgreen, "A Low Voltage Triggering SCR for On-Chip ESD Protection at Output and Input Pads," IEEE EDL-12, 1991, pp. 21.
4. A. Amerasekera and C. Duvvury, ESD in Silicon Integrated Circuits. Wiley and Sons, 1995, ISBN 0 471 95481 0.
5. C. Diaz and G. Motley, "Bi-Modal Triggering for LVSCR ESD Protection Devices," EOS/ESD 1994, pp. 106.
6. M. Mergens, W. Wilkening, S. Mettler, H. Wolf, A. Stricker, and W. Fichtner, "Analysis of 40V-LDMOS Power Devices under ESD Stress Conditions,". IEEE Trans. Elect. Dev. Vol. 47, No. 11, pp. 2128-2137, 2000.
7. J. Wu, P. Juliano, and E. Rosenbaum. "Breakdown and Latent Damage of Ultra-Thin Gate Oxides under ESD Stress Conditions," EOS/ESD 2000, pp. 287.
8. M.D. Ker and H. Chang, "How to Safely Apply the LVTSCR for CMOS Whole-Chip Protection without being Accidentally Triggered On," EOS/ESD 1998, pp. 72.
9. M.-D. Ker, "ESD protection for CMOS output buffer by using modified LVTSCR devices with high trigger current," IEEE Solid-State Circuits, Vol.32, No.8, pp. 1293, 1997.
10. M.-D. Ker, "Lateral SCR Devices with Low-Voltage High-Current triggering Characteristics for Output ESD Protection in Sub-micron CMOS Technology," IEEE Trans. Electron Devices, Vol. 45, No.4, pp. 849, 1998.
11. M. Corsi, R. Nimmo, and F. Fattori, "ESD Protection of BiCMOS Integrated Circuits, which Need to Operate in the Harsh Environments of Automotive or Industrial," EOS/ESD 1993, pp. 209.
12. G. Notermans, F. Kuper, and J-M. Luchis, "Using an SCR as ESD Protection without Latch-up Danger," Microelect. Reliab., Vol.37, No. 10/11, pp.1457, 1997.
13. S. M. Sze. Physics of Semiconductor Devices. John Wiley, New York, 1981.
14. M. Mergens, K. Verhaege, C. Russ, J. Armer, P. Jozwiak, G. Kolluri, and L. Avery, "Multi-Finger Turn-on Circuits and Design Techniques for Enhanced ESD Performance and Width-Scaling," EOS/ESD 2001, pp. 1.