Branch and data herding: Reducing control and memory divergence for error-tolerant GPU applications

IEEE Transactions on Multimedia

Volumn 15, Issue 2, 2013, Pages 279-290

  Sartori, John ^a   Kumar, Rakesh ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

Energy efficiency; Error tolerance

Indexed keywords

CONTROL PATH; DATA ERRORS; ERROR TOLERANCE; ERROR TOLERANT; HARDWARE IMPLEMENTATIONS; HARDWARE OPTIMIZATION; MEMORY BLOCKS; NVIDIA CUDA; OUTPUT QUALITY; PERFORMANCE BENEFITS; PERFORMANCE BOTTLENECKS; SOFTWARE IMPLEMENTATION; VISUAL COMPUTING;

ENERGY EFFICIENCY; HARDWARE; QUALITY CONTROL; STATIC ANALYSIS; WEAVING;

BENCHMARKING;

EID: 84872693395     PISSN: 15209210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMM.2012.2232647     Document Type: Article

References (23)

1. A. Bakhoda, G. Yuan,W. Fung, H.Wong, and T. Aamodt, "Analyzing CUDA workloads using a detailed GPU simulator," in Proc. ISPASS, 2009, pp. 163-174.
2. S. Byna, J. Meng, A. Raghunathan, S. Chakradhar, and S. Cadambi, "Best-effort semantic document search on GPUs," in Proc. GPGPU, 2010, pp. 86-93.
3. S. Che, J. Sheaffer, and K. Skadron, "Dymaxion: Optimizing memory access patterns for heterogeneous systems," in Proc. SC, 2011, pp. 13:1-13:11.
4. B. Coon, "System and Method for Managing Divergent Threads in a SIMD Architecture," United States Patent #7,353,369, 2008, NVIDIA.
5. W. Fung and T. Aamodt, "Thread block compaction for efficient SIMT control flow," in Proc. HPCA, 2011, pp. 25-36.
6. W. Fung, I. Sham, G. Yuan, and T. Aamodt, "Dynamicwarp formation and scheduling for efficient GPU control flow," in Proc.MICRO, 2007, pp. 407-420.
7. Khronos Group, OpenCL, 2010.
8. J. Meng, S. Chakradhar, and A. Raghunathan, "Best-effort parallel execution framework for recognition and mining applications," in Proc. IPDPS, 2009, pp. 1-12.
9. J. Meng, D. Tarjan, and K. Skadron, "Dynamic warp subdivision for integrated branch and memory divergence tolerance," in Proc. ISCA, 2010, pp. 235-246.
10. Microsoft, GPGPU Computing Horizons, 2010.
11. V. Narasiman,M. Shebanow, C. Lee, R. Miftakhutdinov, O.Mutlu, and Y. Patt, "Improving GPU performance via large warps and two-level warp scheduling," in Proc. MICRO, 2011, pp. 308-317.
12. NVIDIA, NVIDIA Compute PTX: Parallel Thread Execution, 2009.
13. NVIDIA, NVIDIA's Next Generation CUDA Compute Architecture: Fermi, 2009.
14. NVIDIA, NVIDIA CUDA Programming Guide, Version 3.0, 2010.
15. D. Tarjan, J. Meng, and K. Skadron, "Increasing memory miss tolerance for SIMD cores," in Proc. SC, 2009, pp. 22:1-22:11.
16. The IMPACT Research Group, Parboil Benchmark Suite. [Online]. Available: http://impact. crhc.illinois.edu/parboil.php.
17. University of Illinois, Clang: A C Language Family Frontend for LLVM. [Online]. Available: http://clang.llvm.org/.
18. G. Varatkar and N. Shanbhag, "Energy-efficient motion estimation using error-tolerance," in Proc. ISLPED, 2006, pp. 113-118. (Pubitemid 46609720)
19. N. Wang, M. Fertig, and S. Patel, "Y-branches: When you come to a fork in the road, take it," in Proc. PACT, 2003, pp. 56-118.
20. Wikipedia, Mandelbrot Set, 2011. [Online]. Available: http://en.wikipedia.org/wiki/Mandelbrot set.
21. H.Wong,M. Papadopoulou, M. Sadooghi-Alvandi, and A.Moshovos, "Demystifying GPU microarchitecture through microbenchmarking," in Proc. ISPASS, 2010, pp. 235-246.
22. T. Yeh, P. Faloutsos, M. Ercegovac, S. Patel, and G. Reinman, "The art of deception: Adaptive precision reduction for area efficient physics acceleration," in Proc. MICRO, 2007, pp. 394-406.
23. E. Zhang, Y. Jiang, Z. Guo, K. Tian, and X. Shen, "On-the-fly elimination of dynamic irregularities for GPU computing," in Proc. ASPLOS, 2011, pp. 369-380.