Demystifying GPU microarchitecture through microbenchmarking

ISPASS 2010 - IEEE International Symposium on Performance Analysis of Systems and Software

Volumn , Issue , 2010, Pages 235-246

  Wong, Henry ^a   Papadopoulou, Misel Myrto ^a   Sadooghi Alvandi, Maryam ^a   Moshovos, Andreas ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

GRAPHICS PROCESSOR; IMPROVING PERFORMANCE; MEMORY HIERARCHY; MICRO ARCHITECTURES; MICRO-BENCHMARKING; ORDER OF MAGNITUDE; PROCESSING ELEMENTS; PROGRAM PERFORMANCE;

COMPUTER SOFTWARE;

COMPUTER GRAPHICS EQUIPMENT;

EID: 77952579552     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPASS.2010.5452013     Document Type: Conference Paper

References (15)

1. Nvidia, "Compute Unified Device Architecture Programming Guide Version 2.0," http://developer.download.nvidia.com/compute/ cuda/2 0/docs/NVIDIA CUDA Programming Guide 2.0.pdf.
2. A. Bakhoda, G. L. Yuan, W. W. L. Fung, H. Wong, and T. M. Aamodt, "Analyzing CUDA Workloads Using a Detailed GPU Simulator," in Performance Analysis of Systems and Software, 2009. ISPASS 2009. IEEE International Symposium on, April 2009, pp. 163-174.
3. Nvidia, "NVIDIA GeForce GTX 200 GPU Architectural Overview," http://www.nvidia.com/docs/IO/55506/GeForce GTX 200 GPU Technical Brief.pdf, May 2008.
4. --, "The CUDA Compiler Driver NVCC," http://www.nvidia.com/ object/io 1213955090354.html.
5. W. J. van der Laan, "Decuda," http://wiki.github.com/laanwj/ decuda/.
6. E. Lindholm, J. Nickolls, S. Oberman, and J. Montrym, "NVIDIA Tesla: A Unified Graphics and Computing Architecture," IEEE Micro, vol. 28, no. 2, pp. 39-55, 2008.
7. V. Volkov and J. W. Demmel, "Benchmarking GPUs to Tune Dense Linear Algebra," in SC '08: Proceedings of the 2008 ACM/IEEE Conference on Supercomputing. Piscataway, NJ, USA: IEEE Press, 2008, pp. 1-11.
8. Z. S. Hakura and A. Gupta, "The Design and Analysis of a Cache Architecture for Texture Mapping," SIGARCH Comput. Archit. News, vol. 25, no. 2, pp. 108-120, 1997.
9. Intel, G45: Volume 1a Graphics Core, Intel 965G Express Chipset Family and Intel G35 Express Chipset Graphics Controller Programmer's Reference Manual (PRM), January 2009.
10. AMD, ATI CTM Guide, Technical Reference Manual.
11. Intel, Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide, Part 1, September 2009.
12. H. Goto, "Gt200 over view," http://pc.watch.impress.co.jp/ docs/2008/0617/kaigai 10.pdf, 2008.
13. D. Kirk and W. W. Hwu, "ECE 489AL Lectures 8-9: The CUDA Hardware Model," http://courses.ece.illinois.edu/ ece498/al/Archive/Spring2007/ lectures/lecture8-9-hardware.ppt, 2007.
14. I. Buck, K. Fatahalian, and M. Houston, "GPUBench," http://graphics.stanford.edu/projects/gpubench/.
15. S. Ryoo, C. I. Rodrigues, S. S. Baghsorkhi, S. S. Stone, D. B. Kirk, and W. W. Hwu, "Optimization Principles and Application Performance Evaluation of a Multithreaded GPU using CUDA," in PPoPP '08: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming. New York, NY, USA: ACM, 2008, pp. 73-82.