Best-effort semantic document search on GPUs

International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS

Volumn , Issue , 2010, Pages 86-93

  Byna, Surendra ^a   Meng, Jiayuan ^b   Raghunathan, Anand ^c   Chakradhar, Srimat ^a   Cadambi, Srihari ^a  

^a NEC LABORATORIES AMERICA   (United States)

^b UNIVERSITY OF VIRGINIA   (United States)

^c PURDUE UNIVERSITY   (United States)

Author keywords

Best effort computing; CUDA; Dependency relaxation; Document search; GPGPU; Supervised semantic indexing

Indexed keywords

ARCHITECTURAL FEATURES; BEST-EFFORT; COMPUTATION TECHNIQUES; COMPUTING TECHNIQUES; DATA DEPENDENCIES; DENSE MATRICES; DOCUMENT SEARCH; GPU IMPLEMENTATION; HARDWARE RESOURCES; MANY-CORE; MEMORY BANDWIDTHS; MULTI CORE; NUMERICAL COMPUTATIONS; OPTIMIZED IMPLEMENTATION; PARALLEL IMPLEMENTATIONS; PERFORMANCE GAIN; PROCESSING ELEMENTS; RANDOM MEMORY ACCESS; SEMANTIC INDEXING; SEQUENTIAL IMPLEMENTATION; SPARSE VECTORS; TEXT DATA; WIKIPEDIA; WORKLOAD CHARACTERISTICS;

ALGORITHMS; BLOCK CODES; DATA TRANSFER; INDEXING (OF INFORMATION); OPTIMIZATION; PROGRAM PROCESSORS; SEMANTICS;

COMPUTER GRAPHICS EQUIPMENT;

EID: 77952265942     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1735688.1735705     Document Type: Conference Paper

References (24)

1. Bing Bai, Jason Weston, David Grangier, Ronan Collobert, Kunihiko Sadamasa, Yanjun Qi, Olivier Chapelle, Kilian Weinberger, "Supervised semantic indexing", Proceedings of the 18th ACM conference on Information and knowledge management (CIKM), November 2009.
2. A. Jaleel and M. Mattina and B. Jacob, "Last-level cache (LLC) performance of data-mining workloads on a CMP - A case study of parallel bioinformatics workloads", HPCA 2006.
3. Gleim, R. and Mehler, A. and Dehmer, M., "Web Corpus Mining by instance of Wikipedia", Web as Corpus, 2007.
4. Chen, Y. K. and Chhugani, J. and Dubey, P. and Hughes, C. J. and Kim, D. and Kumar, S. and Lee, V. W. and Nguyen, A. D. and Smelyanskiy, M. and Smelyanskiy, M., "Convergence of Recognition, Mining, and Synthesis Workloads and Its Implications", In Proceedings of the IEEE, Vol. 96, No. 5, pp. 790-807, 2008.
5. Pradeep Dubey, "A Platform 2015 Workload Model: Recognition, Mining and Synthesis Moves Computers to the Era of Tera", White paper, Intel Corporation, 2008.
6. Chu, Cheng T. and Kim, Sang K. and Lin, Yi A. and Yu, Yuanyuan and Bradski, Gary R. and Ng, Andrew Y. and Olukotun, Kunle, "Map-Reduce for Machine Learning on Multicore", In NIPS 2006, pp. 281-288, 2006.
7. Jiayuan Meng and Srimat Chakradhar and Anand Raghunathan, "Best-Effort Parallel Execution Framework for Recognition and Mining Applications", IPDPS 2009.
8. Jiayuan Meng and Srimat Chakradhar, Anand Raghunathan, and Surendra Byna, "Exploiting the Forgiving Nature of Applications for Scalable Parallel Execution", to appear in IPDPS 2010.
9. Nvidia, CUDA documentation: http://www.nvidia.com/object/cuda-develop. html
10. Nvidia, "CUDA SDK Code examples", http://www.nvidia.com/object/ cuda-get.html
11. Nvidia, "CUBLAS Library", http://developer.download.nvidia.com/ compute/cuda/1-0/CUBLAS-Library-1.0.pdf
12. AMD, "AMD Stream SDK User Guide v 2.0", 2009.
13. Intel, Intel Threading Building Blocks 2.2, http://www. threadingbuildingblocks.org/
14. Sean Ahern, David Bremer, John Johnson, Holger Jones, et al., "Applications Kernels on Graphics Processing Units: An Analysis of Hidden Markov Models, Support Vector Machines, Hyperspectral Imaging, and Latent Semantic Indexing", High Performance Embedded Computing Workshop (HPEC 2005), September 2005.
15. J. M. Cavanagh, T. E. Potok, and X. Cui, "Parallel Latent Semantic Analysis using a Graphics Processing Unit", Proceedings of the 2009 Genetic and Evolutionary Computation Conference, July, 2009.
16. S. Venkatasubramanian and R. Vuduc, "Tuned and wildly asynchronous stencil kernels for hybrid CPU/GPU systems", Proceedings of the 23rd international conference on Supercomputing (ICS), June 2009.
17. D. Chazan and W. Miranker, "Chaotic Relaxation", Linear Algebra and its Applications, Vol. 2 No 2: 199-222, 1969.
18. A. Frommer, D. Szyld, "On asynchronous iterations", Journal of Computational and Applied Mathematics, v.123 n.1-2, p.201-216, Nov. 2000.
19. Jian-Tao Sun , Zheng Chen , et al., "Supervised Latent Semantic Indexing for Document Categorization," Proceedings of the Fourth IEEE International Conference on Data Mining, p.535-538, November 01-04, 2004.
20. Steinkraus, D. Buck, I. Simard, P.Y., "Using GPUs for machine learning algorithms", Eighth International Conference on Document Analysis and Recognition (ICDAR 2005), 2005.
21. Nvidia, "Nvidia Tesla C870 GPU Computing Processor Board Specification", http://www.nvidia.com/docs/IO/43395/C870-BoardSpec-BD- 03399-001-v04.pdf
22. N. Bell and M. Garland, "Implementing sparse matrix-vector multiplication on throughput-oriented processors", Proc. Supercomputing 2009
23. F. Vazquez, E. M. Garzon , J. A. Martinez, J. J. Fernandez, "The sparse matrix vector product on GPUs", Technical Report, University of Almeria, June 2009.
24. J. Choi, A. Singh, R.Vuduc. "Model-driven autotuning of sparse matrix-vector multiply on GPUs." In Proc. Symp. Principles and Practice of Parallel Programming (PPoPP), 2010.