IDAMC: A many-core platform with run-time monitoring for mixed-criticality

Proceedings of IEEE International Symposium on High Assurance Systems Engineering

Volumn , Issue , 2012, Pages 24-31

  Motruk, Boris ^a   Diemer, Jonas ^a   Buchty, Rainer ^a   Ernst, Rolf ^a   Berekovic, Mladen ^a  

^a TECHNICAL UNIVERSITY OF BRAUNSCHWEIG   (Germany)

Author keywords

dependability; embedded systems; fault tolerance; isolation; many core; mixed criticality; monitoring; multi core; real time; reliability; safety; virtualization

Indexed keywords

DEPENDABILITY; ISOLATION; MANY-CORE; MIXED-CRITICALITY; MULTI CORE; REAL-TIME; VIRTUALIZATIONS;

ACCIDENT PREVENTION; COMPUTER ARCHITECTURE; EMBEDDED SYSTEMS; FAULT TOLERANCE; MONITORING; RELIABILITY; SYSTEMS ENGINEERING;

CRITICALITY (NUCLEAR FISSION);

EID: 84871993640     PISSN: 15302059     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HASE.2012.19     Document Type: Conference Paper

References (20)

1. S. Borkar, "Design Challenges of Technology Scaling," Micro, IEEE, 1999.
2. Functional safety of electrical/electronic/programmable electronic safety-related systems. Int. Electrotechnical Commission, 2010.
3. Road vehicles - Functional safety. Int. Organization for Standardization, 2011.
4. T. Kranich and M. Berekovic, "NoC switch with credit based guaranteed service support qualified for GALS systems," in Digital System Design, Architectures, Methods and Tools, 13th Euromicro Conf. on, 2010.
5. J. Diemer and R. Ernst, "Back Suction: Service Guarantees for Latency-Sensitive On-Chip Networks," in The 4th ACM/IEEE Int. Symp. on Networks-on-Chip, 2010.
6. S. Schliecker and R. Ernst, "Real-Time Performance Analysis of Multiprocessor Systems with Shared Memory," ACM Trans. Embed. Comput. Syst., 2010.
7. N. Hebert, P. Benoit, G. Sassatelli, and L. Torres, "D-Scale: A scalable system-level dependable method for MPSoCs," in 19th IEEE Asian Test Symposium, 2010.
8. L. Fiorin, G. Palermo, and C. Silvano, "A Monitoring System for NoCs," in Proc. of the Third Int. Workshop on Network on Chip Architectures. ACM, 2010.
9. R. Weicker, "Dhrystone: A Synthetic Systems Programming Benchmark," Communications of the ACM, 1984.
10. J. Howard, S. Dighe, S. Vangal et al., "A 48-Core IA-32 Processor in 45 nm CMOS Using On-Die Message-Passing and DVFS for Performance and Power Scaling," Solid-State Circuits, IEEE Journal of, 2011.
11. S. Bell, B. Edwards, J. Amann et al., "TILE64 Processor: A 64-Core SoC with Mesh Interconnect," in Solid-State Circuits Conf. Digest of Technical Papers. IEEE Int., 2008.
12. D. Pham, T. Aipperspach, D. Boerstler et al., "Overview of the Architecture, Circuit Design, and Physical Implementation of a First-Generation Cell Processor," Solid-State Circuits, IEEE Journal of, 2006.
13. N. Aggarwal, P. Ranganathan, N. P. Jouppi, and J. E. Smith, "Configurable Isolation: Building High Availability Systems with Commodity Multi-Core Processors," SIGARCH Comput. Archit. News, 2007.
14. J. Andersson, J. Gaisler, and R. Weigand, "Next Generation Multipurpose Microprocessor," in Int. Conf. on Data Systems in Aerospace (DASIA), Hungary, 2010.
15. M. Kinsy, M. Pellauer, and S. Devadas, "Heracles: Fully Synthesizable Parameterized MIPS-Based Multicore System," in Field Programmable Logic and Applications (FPL), Int. Conf. on. IEEE, 2011.
16. H. Rauchfuss, T. Wild, and A. Herkersdorf, "Enhanced Reliability in Tiled Manycore Architectures through Transparent Task Relocation," in ARCS Workshops (ARCS), 2012.
17. C. Ciordaş, T. Basten, A. Rǎdulescu, K. Goossens, and J. van Meerbergen, "An Event-based Monitoring Service for Networks on Chip," ACM Trans. on Design Automation of Electronic Systems, 2005.
18. B. Vermeulen and K. Goossens, "A Network-on-Chip Monitoring Infrastructure for Communication-Centric Debug of Embedded Multi-Processor SoCs," in VLSI Design, Automation and Test, Int. Symp. on. IEEE, 2009.
19. A. Faruque, M. Abdullah, T. Ebi, and J. Henkel, "ROAdNoC: Runtime Observability for an Adaptive Network on Chip Architecture," in Proc. of the IEEE/ACM Int. Conf. on Computer-Aided Design. IEEE Press, 2008.
20. P. Del Valle, D. Atienza, I. Magan et al., "A Complete Multi- Processor System-on-Chip FPGA-Based Emulation Framework," in IFIP Int. Conf. on Very Large Scale Integration, 2006.