-
1
-
-
0034350351
-
120 ?C fabrication technology for a-Si:H thin film transistors on flexible polyimide substrates
-
Mar
-
A. Sazonov and A. Nathan, "120 ?C fabrication technology for a-Si:H thin film transistors on flexible polyimide substrates, " J. Vac. Sci. Technol. A, vol. 18, no. 2, pp. 780-782, Mar. 2000.
-
(2000)
J. Vac. Sci. Technol. A
, vol.18
, Issue.2
, pp. 780-782
-
-
Sazonov, A.1
Nathan, A.2
-
2
-
-
0842328989
-
Pentacene OTFTS with PVA Gate Insulators on a Flexible Substrate
-
Proceedings of the 10th Korean Conference on Semiconductor
-
S. H. Jin, J. S. Yu, C. A. Lee, J. W. Kim, B. G. Park, and J. D. Lee, "Pentacene OTFTs with PVA gate insulators on a flexible substrate, " J. Korean Phys. Soc., vol. 44, no. 1, pp. 181-184, Jan. 2004. (Pubitemid 38178372)
-
(2004)
Journal of the Korean Physical Society
, vol.44
, Issue.1
, pp. 181-184
-
-
Jin, S.H.1
Yu, J.S.2
Lee, C.A.3
Kim, J.W.4
Park, B.-G.5
Lee, J.D.6
-
3
-
-
0034156168
-
Stability of low-temperature amorphous silicon thin film transistors formed on glass and transparent plastic substrates
-
Mar
-
C. S. Yang, L. L. Smith, C. B. Arthur, and G. N. Parsons, "Stability of low-temperature amorphous silicon thin film transistors formed on glass and transparent plastic substrates, " J. Vac. Sci. Technol. B, vol. 18, no. 2, pp. 683-689, Mar. 2000.
-
(2000)
J. Vac. Sci. Technol. B
, vol.18
, Issue.2
, pp. 683-689
-
-
Yang, C.S.1
Smith, L.L.2
Arthur, C.B.3
Parsons, G.N.4
-
4
-
-
0029322855
-
Polycrystalline silicon thin-film transistors
-
Jun
-
S. D. Brotherton, "Polycrystalline silicon thin-film transistors, " Semicond. Sci. Technol., vol. 10, no. 6, pp. 721-738, Jun. 1995.
-
(1995)
Semicond. Sci. Technol
, vol.10
, Issue.6
, pp. 721-738
-
-
Brotherton, S.D.1
-
5
-
-
0031274441
-
Effect of deposition temperature on the crystallization mechanism of amorphous silicon films on glass
-
J. N. Lee, B. J. Lee, D. G. Moon, and B. T. Ahn, "Effect of deposition temperature on the crystallization mechanism of amorphous silicon films on glass, " Jpn. J. Appl. Phys. Part 1-Reg. Papers Short Notes Rev. Papers, vol. 36, no. 11, pp. 6862-6866, Nov. 1997. (Pubitemid 127572238)
-
(1997)
Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers
, vol.36
, Issue.11
, pp. 6862-6866
-
-
Lee, J.N.1
Lee, B.J.2
Moon, D.G.3
Ahn, B.T.4
-
6
-
-
34547850665
-
High mobility solution processed 6, 13-bis(triisopropyl-silylethynyl) pentacene organic thin film transistors
-
Aug
-
S. K. Park, T. N. Jackson, J. E. Anthony, and D. A. Mourey, "High mobility solution processed 6, 13-bis(triisopropyl-silylethynyl) pentacene organic thin film transistors, " Appl. Phys. Lett., vol. 91, no. 6, pp. 063514-1-063514-3, Aug. 2007.
-
(2007)
Appl. Phys. Lett
, vol.91
, Issue.6
, pp. 0635141-0635143
-
-
Park, S.K.1
Jackson, T.N.2
Anthony, J.E.3
Mourey, D.A.4
-
7
-
-
0031382876
-
Stacked pentacene layer organic thin-film transistors with improved characteristics
-
PII S0741310697089052
-
Y. Y. Lin, D. J. Gundlach, S. F. Nelson, and T. N. Jackson, "Stacked pentacene layer organic thin-film transistors with improved characteristics, " IEEE Electron Device Lett., vol. 18, no. 12, pp. 606-608, Dec. 1997. (Pubitemid 127557082)
-
(1997)
IEEE Electron Device Letters
, vol.18
, Issue.12
, pp. 606-608
-
-
Lin, Y.-Y.1
Gundlach, D.J.2
Nelson, S.F.3
Jackson, T.N.4
-
8
-
-
0040771894
-
The hall-effect in polycrystalline and powdered semiconductors
-
Nov
-
J. W. Orton and M. J. Powell, "The hall-effect in polycrystalline and powdered semiconductors, " Rep. Progr. Phys., vol. 43, no. 11, pp. 1263-1307, Nov. 1980.
-
(1980)
Rep. Progr. Phys
, vol.43
, Issue.11
, pp. 1263-1307
-
-
Orton, J.W.1
Powell, M.J.2
-
9
-
-
44649163211
-
Fabrication of polydimethylsiloxane shadow masks for chemical solution deposition of CdS thin-film transistors
-
Jul
-
J. H. Lee, J. W. Yoon, I. G. Kim, J. S. Oh, H. J. Nam, and D. Y. Jung, "Fabrication of polydimethylsiloxane shadow masks for chemical solution deposition of CdS thin-film transistors, " Thin Solid Films, vol. 516, no. 18, pp. 6492-6498, Jul. 2008.
-
(2008)
Thin Solid Films
, vol.516
, Issue.18
, pp. 6492-6498
-
-
Lee, J.H.1
Yoon, J.W.2
Kim, I.G.3
Oh, J.S.4
Nam, H.J.5
Jung, D.Y.6
-
10
-
-
9944236401
-
Cadmium sulfide thin-film transistors fabricated by low-temperature chemical-bath deposition
-
Nov
-
C. Voss, S. Subramanian, and C. H. Chang, "Cadmium sulfide thin-film transistors fabricated by low-temperature chemical-bath deposition, " J. Appl. Phys., vol. 96, no. 10, pp. 5819-5823, Nov. 2004.
-
(2004)
J. Appl. Phys
, vol.96
, Issue.10
, pp. 5819-5823
-
-
Voss, C.1
Subramanian, S.2
Chang, C.H.3
-
11
-
-
0036253415
-
Preparation of thin-film transistors with chemical bath deposited CdSe and CdS thin films
-
DOI 10.1109/16.974742, PII S0018938302002149
-
F. Y. Gan and I. Shih, "Preparation of thin-film transistors with chemical bath deposited CdSe and CdS thin films, " IEEE Trans. Electron Devices, vol. 49, no. 1, pp. 15-18, Jan. 2002. (Pubitemid 34504274)
-
(2002)
IEEE Transactions on Electron Devices
, vol.49
, Issue.1
, pp. 15-18
-
-
Gan, F.Y.1
Shih, I.2
-
12
-
-
77954721909
-
Impact of gate dielectric in carrier mobility in low temperature chalcogenide thin film transistors for flexible electronics
-
Jun.
-
A. L. Salas-Villasenor, I. Mejia, J. Hovarth, H. N. Alshareef, D. K. Cha, R. Ramirez-Bon, B. E. Gnade, and M. A. Quevedo-Lopez, "Impact of gate dielectric in carrier mobility in low temperature chalcogenide thin film transistors for flexible electronics, " Electrochem. Solid State Lett., vol. 13, no. 9, pp. H313-H316, Jun. 2010.
-
(2010)
Electrochem. Solid State Lett
, vol.13
, Issue.9
-
-
Salas-Villasenor, A.L.1
Mejia, I.2
Hovarth, J.3
Alshareef, H.N.4
Cha, D.K.5
Ramirez-Bon, R.6
Gnade, B.E.7
Quevedo-Lopez, M.A.8
-
13
-
-
17044403466
-
Growth, characterization and application of CdS thin films deposited by chemical bath deposition
-
DOI 10.1002/sia.2012
-
Y. J. Chang, C. L. Munsee, G. S. Herman, J. F. Wager, P. Mugdur, D. H. Lee, and C. H. Chang, "Growth, characterization and application of CdS thin films deposited by chemical bath deposition, " Surf. Interface Anal., vol. 37, no. 4, pp. 398-405, Apr. 2005. (Pubitemid 40496670)
-
(2005)
Surface and Interface Analysis
, vol.37
, Issue.4
, pp. 398-405
-
-
Chang, Y.-J.1
Munsee, C.L.2
Herman, G.S.3
Wager, J.F.4
Mugdur, P.5
Lee, D.-H.6
Chang, C.-H.7
-
14
-
-
0038356552
-
Interface properties and band alignment of Cu2S/CdS thin film solar cells
-
May
-
G. M. Liu, T. Schulmeyer, J. Brotz, A. Klein, and W. Jaegermann, "Interface properties and band alignment of Cu2S/CdS thin film solar cells, " Thin Solid Films, vol. 431/432, pp. 477-482, May 2003.
-
(2003)
Thin Solid Films
, vol.431-432
, pp. 477-482
-
-
Liu, G.M.1
Schulmeyer, T.2
Brotz, J.3
Klein, A.4
Jaegermann, W.5
-
15
-
-
0035390039
-
New procedure for the extraction of basic a-Si:H TFT model parameters in the linear and saturation regions
-
DOI 10.1016/S0038-1101(01)00143-5, PII S0038110101001435
-
A. Cerdeira, M. Estrada, R. Garcia, A. Ortiz-Conde, and F. J. G. Sanchez, "New procedure for the extraction of basic a-Si: H TFT model parameters in the linear and saturation regions, " Solid State Electron., vol. 45, no. 7, pp. 1077-1080, Jul. 2001. (Pubitemid 32768014)
-
(2001)
Solid-State Electronics
, vol.45
, Issue.7
, pp. 1077-1080
-
-
Cerdeira, A.1
Estrada, M.2
Garcia, R.3
Ortiz-Conde, A.4
Garcia Sanchez, F.J.5
-
16
-
-
39049128458
-
Universal compact model for long- and short-channel Thin-Film Transistors
-
DOI 10.1016/j.sse.2007.10.027, PII S0038110107003681
-
B. Iniguez, R. Picos, D. Veksler, A. Koudymov, M. Shur, T. Ytterdal, and W. Jackson, "Universal compact model for long-and short-channel thin-film transistors, " Solid State Electron., vol. 52, no. 3, pp. 400-405, Mar. 2008. (Pubitemid 351232970)
-
(2008)
Solid-State Electronics
, vol.52
, Issue.3
, pp. 400-405
-
-
Iniguez, B.1
Picos, R.2
Veksler, D.3
Koudymov, A.4
Shur, M.S.5
Ytterdal, T.6
Jackson, W.7
-
17
-
-
65549098637
-
Logic inverters composed of controlled depletion-mode and enhancementmode ZnO nanowire transistors
-
Apr
-
G. Jo, W.-K. Hong, J. Maeng, M. Choe, W. Park, and T. Lee, "Logic inverters composed of controlled depletion-mode and enhancementmode ZnO nanowire transistors, " Appl. Phys. Lett., vol. 94, no. 17, pp. 173118-1-173118-3, Apr. 2009.
-
(2009)
Appl. Phys. Lett
, vol.94
, Issue.17
, pp. 1731181-1731183
-
-
Jo, G.1
Hong, W.-K.2
Maeng, J.3
Choe, M.4
Park, W.5
Lee, T.6
-
18
-
-
72649104734
-
Organic inverter using two transistors with different channel thicknesses
-
Jan.
-
S.-J. Mun, K. Lee, K. H. Lee, M. S. Oh, and S. Im, "Organic inverter using two transistors with different channel thicknesses, " Org. Electron., vol. 11, no. 1, pp. 169-174, Jan. 2010.
-
(2010)
Org. Electron
, vol.11
, Issue.1
, pp. 169-174
-
-
Mun, S.-J.1
Lee, K.2
Lee, K.H.3
Oh, M.S.4
Im, S.5
-
19
-
-
0142043295
-
Patterned thin film transistors incorporating chemical bath deposited cadmium sulfide as the active layer
-
Nov
-
J. S. Meth, S. G. Zane, K. G. Sharp, and S. Agrawal, "Patterned thin film transistors incorporating chemical bath deposited cadmium sulfide as the active layer, " Thin Solid Films, vol. 444, no. 1/2, pp. 227-234, Nov. 2003.
-
(2003)
Thin Solid Films
, vol.444
, Issue.1-2
, pp. 227-234
-
-
Meth, J.S.1
Zane, S.G.2
Sharp, K.G.3
Agrawal, S.4
-
20
-
-
33746465484
-
Density-functional electronic structure calculations for native defects and Cu impurities in CdS
-
Jul
-
K. Nishidate, T. Sato, Y. Matsukura, M. Baba, M. Hasegawa, and T. Sasaki, "Density-functional electronic structure calculations for native defects and Cu impurities in CdS, " Phys. Rev. B, vol. 74, no. 3, pp. 035210-1-035210-8, Jul. 2006.
-
(2006)
Phys. Rev. B
, vol.74
, Issue.3
, pp. 0352101-0352108
-
-
Nishidate, K.1
Sato, T.2
Matsukura, Y.3
Baba, M.4
Hasegawa, M.5
Sasaki, T.6
|