Distributed on-chip power delivery

IEEE Journal on Emerging and Selected Topics in Circuits and Systems

Volumn 2, Issue 4, 2012, Pages 704-713

  Köse, Selçuk ^a   Friedman, Eby G ^b  

^a University of South Florida   (United States)

^b University of Rochester   (United States)

Author keywords

Distributed power delivery; heterogeneous integrated circuit (IC); on chip decoupling capacitor; point of load power supply

Indexed keywords

DECOUPLING CAPACITOR; DESIGN METHODOLOGY; DISTRIBUTED POWER; FACILITY LOCATION PROBLEM; HIGH-PERFORMANCE INTEGRATED CIRCUITS; NOVEL DESIGN METHODOLOGY; ON CHIPS; ON-CHIP DECOUPLING CAPACITORS; ON-CHIP VOLTAGE REGULATOR; OPTIMAL LOCATIONS; OPTIMIZATION ALGORITHMS; POWER DELIVERY; POWER DELIVERY SYSTEMS; POWER NOISE; POWER SUPPLY; ULTRA-SMALL;

ALGORITHMS; CAPACITORS; ELECTRIC CONVERTERS; ELECTRIC POWER TRANSMISSION; INTEGRATED CIRCUITS; VOLTAGE REGULATORS;

LOCATION;

EID: 84871374341     PISSN: 21563357     EISSN: None     Source Type: Journal    
DOI: 10.1109/JETCAS.2012.2226378     Document Type: Article

References (29)

1. D. Meisner et al., "Power management of online data-intensive services, " in Proc. ACM Int. Symp. Comp. Archit., Jun. 2011, pp. 319-330.
2. R. Jakushokas, M. Popovich, A. V. Mezhiba, S. Kose, and E. G. Friedman, Power Distribution Networks with On-Chip Decoupling Capacitors, 2nd ed. New York: Springer, 2011.
3. M. Popovich, M. Sotman, A. Kolodny, and E. G. Friedman, "Effective radii of on-chip decoupling capacitors, " IEEE Trans. Very Large Scale (VLSI) Circuits, vol. 16, no. 7, pp. 894-907, Jul. 2008.
4. K. N. Leung and P. K. T. Mok, "A capacitor-free CMOS low-dropout regulatorwith damping-factor-control frequency compensation, " IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1691-1702, Oct. 2003.
5. P. Hazucha et al., "Area-efficient linear regulator with ultra-fast load regulation, " IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 933-940, Apr. 2005.
6. J. Guo andK. N. Leung, "A6-chip-area-efficient output-capacitorless LDO in 90-nm CMOS technology, " IEEE J. Solid-State Circuits, vol. 45, no. 9, pp. 1896-1905, Sep. 2010.
7. Y. Ramadass, A. Fayed, B. Haroun, and A. Chandrakasan, "A 0. 16 mm completely on-chip switched-capacitor DC-DC converter using digital capacitance modulation for LDO Replacement in 45 nm CMOS, " in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2010, pp. 208-209.
8. S. Kose and E. G. Friedman, "An area efficient fully monolithic hybrid voltage regulator, " in Proc. IEEE Int. Symp. Circuits Syst., May/Jun. 2010, pp. 2718-2721.
9. S. Kose and E. G. Friedman, "On-chip point-of-load voltage regulator for distributed power supplies, " in Proc. ACMGreat Lakes Symp. VLSI, May 2010, pp. 377-380.
10. S. Kose and E. G. Friedman, "Distributed power network co-design with on-chip power supplies and decoupling capacitors, " in Proc. Workshop Syst. Level Interconnect Predict., Jun. 2011, pp. 1-5.
11. S. Kose and E. G. Friedman, "Simultaneous co-design of distributed on-chip power supplies and decoupling capacitors, " in Proc. IEEE Int. System-on-Chip Conf., Sep. 2010, pp. 15-18.
12. S. Kose and E. G. Friedman, "Effective resistance of a two layermesh, " IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 58, no. 11, pp. 739-743, Nov. 2011.
13. K. Wang and M. Marek-Sadowska, "On-chip power-supply network optimization using multigrid-based technique, " IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 24, no. 3, pp. 407-417, Mar. 2005. (Pubitemid 40384633)
14. X.-D. S. Tan and C.-J. R. Shi, "Fast power/ground network optimization based on equivalent circuitmodeling, " in Proc. IEEE/ACM Design Autom. Conf., Jun. 2001, pp. 550-554.
15. M. D. Pant, P. Pant, and D. S. Wills, "On-chip decoupling capacitor optimization using architectural level prediction, " IEEE Trans. Very Large Scale (VLSI) Syst., vol. 10, no. 3, pp. 319-326, Jun. 2002. (Pubitemid 35369651)
16. M. Popovich, E. G. Friedman, R. M. Secareanu, and O. L. Hartin, "Efficient placement of distributed on-chip decoupling capacitors in nanoscale ICs, " in Proc. IEEE/ACM Int. Conf. Comput.-Aided Design, Nov. 2007, pp. 811-816.
17. M. Popovich, E. G. Friedman, M. Sotman, and A. Kolodny, "Efficient distributed on-chip decoupling capacitors for nanoscale ICs, " IEEE Trans. Very Large Scale (VLSI) Syst., vol. 16, no. 7, pp. 1717-1721, Jul. 2008.
18. Z. Zeng, X. Ye, Z. Feng, and P. Li, "Tradeoff analysis and optimization of power delivery networks with on-chip voltage regulation, " in Proc. IEEE/ACM Design Automat. Conf., Jun. 2010, pp. 831-836.
19. M. S. Daskin, Network and Discrete Location: Models, Algorithms, and Applications. New York: Wiley, 1995.
20. Z. Drezner and H. Hamacher, Facility Location: Applications and Theory. New York: Springer, 2002.
21. R. Z. Farahani, M. S. Seifi, and N. Asgari, "Multiple criteria facility location problems: A survey, " Appl. Math. Model., vol. 34, no. 7, pp. 1689-1709, Oct. 2010.
22. S. Kose, S. Tam, S. Pinzon, B. McDermott, and E. G. Friedman, "Active filter based hybrid on-chip DC-DC converters for point-of-load voltage regulation, " IEEE Trans. Very Large Scale (VLSI) Syst., to be published.
23. D. S. Hochbaum, "Heuristics for the fixed costmedian problem, " Math. Program., vol. 22, no. 1, pp. 148-162, Jan. 1982.
24. M. l. Brandeau and S. S. Chiu, "An overview of representative problems in location research, " Manage. Sci., vol. 35, no. 6, pp. 645-674, Jun. 1989.
25. W. Miehle, "Link-length minimization in networks, " Oper. Res., vol. 6, no. 2, pp. 232-243, Mar.-Apr. 1958.
26. L. Cooper, "Location-allocation problems, " Oper. Res., vol. 11, no. 3, pp. 331-343, May-Jun. 1963.
27. P. Hansen, D. Peeters, and J.-F. Thisse, "An algorithmfor a constrained Weber problem, " Manage. Sci., vol. 28, no. 11, pp. 1285-1295, Nov. 1982.
28. N. Viswanathan et al., "The ISPD-2011 routability-driven placement contest and benchmark suite, " in Proc. ACM Int. Symp. Phys. Design, Mar. 2011, pp. 141-146.
29. A. Brooke, D. Kendrick, and A. Meeraus, GAMS: A User's Guide. San Francisco, CA: Scientific, 1992.