Efficient distributed on-chip decoupling capacitors for nanoscale ICs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 16, Issue 12, 2008, Pages 1717-1721

  Popovich, Mikhail ^a   Friedman, Eby G ^b   Secareanu, Radu M ^c   Hartin, Olin L ^c  

^a QUALCOMM INC   (United States)

^b University of Rochester   (United States)

^c Freescale Semiconductor   (United States)

Author keywords

Decoupling capacitors; Power distribution systems; Power noise

Indexed keywords

CAPACITORS; DIELECTRIC DEVICES; ELECTRIC CONVERTERS; ELECTRIC EQUIPMENT; ELECTRIC LOAD DISTRIBUTION; ELECTRIC POWER DISTRIBUTION; ELECTRIC POWER SYSTEMS;

DECOUPLING CAPACITANCES; DECOUPLING CAPACITORS; EFFICIENT SOLUTIONS; NANOSCALE; ON CHIPS; PARASITIC IMPEDANCES; PARASITIC RESISTANCES; POWER DISTRIBUTION GRIDS; POWER DISTRIBUTION SYSTEMS; POWER NOISE; SIMULATION RESULTS; TECHNOLOGY CONSTRAINTS; TYPICAL VALUES; WORST CASES;

CAPACITANCE;

EID: 56749117756     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2008.2001735     Document Type: Article

References (11)

1. M. Popovich. A. V. Mezhiba, and E. G. Friedman, Power Distribution Networks With On-Chip Decoupling Capacitors. New York: Springer, 2008.
2. M. Popovich and E. G. Friedman, "Decoupling capacitors for multivoltage power distribution systems," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 3, pp. 217-228, Mar. 2006.
3. A. V. Mezhiba and E. G. Friedman, "Scaling trends of on-chip power distribution noise," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 4, pp. 386-394, Apr. 2004.
4. M. Popovich and E. G. Friedman, "Noise aware decoupling capacitors for multi-voltage power distribution systems," in Proc. IEEE Int. Symp. Quality Electron. Des., Mar. 2005, pp. 334-339.
5. M. Popovich, E. G. Friedman, M. Sotman, A. Kolodny, and R. M. Secareanu, "Maximum effective distance of on-chip decoupling capacitors in power distribution grids," in Proc. ACM Great Lakes Symp. VLSI. Apr./May 2006, pp. 173-179.
6. S. Zhao, K. Roy, and C.-K. Koh, "Decoupling capacitance allocation and its application to power-supply noise-aware floorplanning," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 21, no. 1, pp. 81-92, Jan. 2002.
7. J. Kim, B. Choi, H. Kim, W. Ryu. Y.-H. Yun, S.-H. Ham. S.-H. Kim, Y.-H. Lee. and J.-K. Kim, "Separated role of on-chip and on-PCB decoupling capacitors for reduction of radiated emission on printed circuit board." in Proc. IEEE Int. Symp. Electromagn. Compatibility, Aug. 2001, pp. 531-536.
8. T. Hubing, "Effective strategies for choosing and locating printed circuit board decoupling capacitors," in Proc. IEEE Int. Symp. Electromagn. Compatibility, Aug. 2005, pp. 632-637.
9. L. D. Smith, R. E. Anderson, D. W. Forehand, T. J. Pelc. and T. Roy, "Power distribution system design methodology and capacitor selection for modern CMOS technology." IEEE Trans. Adv. Packag., vol. 22, no. 3, pp. 284-291, Aug. 1999.
10. M. E. Van Valkenburg, Network Analysis. Englewood Cliffs. NJ: Prentice-Hall, 1974.
11. Wolfram Research, Inc., Champaign. IL, "Mathematica 5.2," 2005.