Ultra low-energy SRAM design for smart ubiquitous sensors

IEEE Micro

Volumn 32, Issue 5, 2012, Pages 10-24

  Sharma, Vibhu ^a   Cosemans, Stefan ^a   Ashouie, Maryam ^b   Huisken, Jos ^b   Catthoor, Francky ^a   Dehaene, Wim ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

^b IMEC   (Belgium)

Author keywords

calibration; charge limited sequential sensing; local assist circuitry; low energy write operation; low swing dual threshold voltage 8T cell; SRAM design; static RAM design; ultra low energy; variability resilient

Indexed keywords

8T-CELL; CHARGE-LIMITED SEQUENTIAL SENSING; LOCAL ASSIST CIRCUITRY; SRAM DESIGN; ULTRA LOW ENERGY; VARIABILITY RESILIENT; WRITE OPERATIONS;

CALIBRATION; DIAGNOSIS; ENERGY RESOURCES; ENERGY UTILIZATION; HEALTH CARE; LOGIC DESIGN; LOW POWER ELECTRONICS; NETWORKS (CIRCUITS); SENSOR NODES;

STATIC RANDOM ACCESS STORAGE;

EID: 84869147877     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2012.58     Document Type: Article

References (12)

1. B. Gyselinckx et al., "Human++: Autonomous Wireless Sensors for Body Area Networks," Proc. IEEE Custom Integrated Circuits Conf., IEEE CS, 2005, pp. 13-19.
2. G. Declerck, "A Look into the Future of Nanoelectronics," Proc. Symp. VLSI Technology, IEEE CS, 2005, pp. 6-10.
3. Y.J. Chang and F. Lai, "Dynamic Zero-Sensitivity Scheme for Low-Power Cache Memories," IEEE Micro, July/Aug. 2005, pp. 20-32. (Pubitemid 41387785)
4. J. Hulzink et al., "An Ultra Low Energy Biomedical Signal Processing System Operating at Near-Threshold," IEEE Trans. Bio-medical Circuits and Systems, vol. 5, no. 6, 2011, pp. 546-554.
5. S. Cosemans, W. Dehaene, and F. Catthoor, "A Low-Power Embedded SRAM for Wireless Applications," IEEE J. Solid-State Circuits, vol. 42, no. 7, 2007, pp 1607-1617. (Pubitemid 47000225)
6. L. Chang et al., "Stable SRAM Cell Design for the 32nm Node and Beyond," Proc. Symp. VLSI Technology, IEEE CS, 2005, pp. 128-129. (Pubitemid 43897595)
7. N. Verma and A. Chandrakasan, "A 256 kb 65 nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy," IEEE J. Solid-State Circuits, vol. 43, no. 1, 2008, pp. 141-149.
8. S. Cosemans, W. Dehaene, and F. Cat-thoor, "A 3.6 pJ/Access 480MHz, 128 kbit On-Chip SRAM with 850 MHz Boost Mode in 90 nm CMOS with Tunable Sense Amplifiers," IEEE J. Solid-State Circuits, vol. 44, no. 7, 2009, pp. 2065-2077.
9. V. Sharma et al., "A 4.4 pJ/Access 80 MHz, 128 kbit Variability Resilient SRAM with Multi-sized Sense Amplifier Redundancy," IEEE J. Solid-State Circuits, vol. 46, no. 10, 2011, pp. 2416-2430.
10. V. Sharma et al., "8T SRAM with Mimicked Negative Bit-lines and Charge Limited Sequential Sense Amplifier for Wireless Sensor Nodes," Proc. ESSCIRC, IEEE CS, 2011, pp. 531-534.
11. B.D. Yang and L.S. Kim, "A Low-Power SRAM Using Hierarchical Bitline and Local Sense Amplifiers," IEEE J. Solid-State Circuits, vol. 40, no. 6, 2005, pp. 1366-1376.
12. V. Sharma et al., "Ultra Low-Power Litho Friendly Local Assist Circuitry for Variability Resilient 8T SRAM," Proc. Conf. Design, Automation and Test in Europe (DATE 12), EEE CS, 2012, pp. 1042-1047.