SHIM: A deterministic model for heterogeneous embedded systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 14, Issue 8, 2006, Pages 854-867

  Edwards, Stephen A ^a,b   Tardieu, Olivier ^b  

^a IEEE   (United States)

^b Columbia University ^*  (United States)

Author keywords

Deterministic model of computation; Hardware synthesis; Hardware software codesign; Software synthesis

Indexed keywords

DETERMINISTIC MODEL OF COMPUTATION; HARDWARE SYNTHESIS; HARDWARE/SOFTWARE CODESIGN; SOFTWARE SYNTHESIS;

COMPUTER HARDWARE; COMPUTER SIMULATION; COMPUTER SOFTWARE; INTEGRATION; MATHEMATICAL MODELS;

EMBEDDED SYSTEMS;

EID: 33746094778     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2006.878473     Document Type: Article

References (34)

1. G. Kahn, "The semantics of a simple language for parallel programming," in Inform. Process. 74: Proc. IFIP Congr. 74, 1974, pp. 471-475.
2. C. A. R. Hoare, Communicating Sequential Processes. Upper Saddle River, NJ: Prentice-Hall, 1985.
3. T. Murata, "Petri nets: properties, analysis, and applications," Proc. IEEE, vol. 77, no. 4, pp. 541-580, Apr. 1989.
4. J. T. Buck, "Scheduling dynamic dataflow graphs with bounded memory using the token flow model," Ph.D. dissertation, Univ. California, Berkeley, CA, 1993, available as UCB/ERL M93/69.
5. T. M. Parks, "Bounded scheduling of process networks" Ph.D. dissertation, Univ. California, Berkeley, CA, 1995, available as UCB/ERL M95/105.
6. G. D. Plotkin, A structural approach to operational semantics Aarhus Univ., Åarhus, Denmark, Tech. Rep. DAIMIFN-19, 1981.
7. G. Berry and G. Gonthier, "The Esterel synchronous programming language: Design, semantics, implementation," Sci. Comput. Program., vol. 19, no. 2, pp. 87-152, Nov. 1992.
8. P. Caspi, D. Pilaud, N. Halbwachs, and J. A. Plaice, "LUSTRE: a declarative language for programming synchronous systems," in Proc. ACM Symp. Principles Program. Lang. (POPL), 1987, pp. 178-188.
9. G. Berry and E. Sentovich, "An implementation of constructive synchronous programs in POLIS," Formal Methods Syst. Des., vol. 17, no. 2, pp. 165-191, Oct. 2000.
10. J. Zeng, C. Soviani, and S. A. Edwards, "Generating fast code from concurrent program dependence graphs," in Proc. Lang., Compilers, Tools for Embedded Syst. (LCTES), 2004, pp. 175-181.
11. E. A. Lee and D. G. Messerschmitt, "Synchronous data flow," Proc. IEEE, vol. 75, no. 9, pp. 1235-1245, Sept. 1987.
12. B. Lin, "Efficient compilation of process-based concurrent programs without run-time scheduling," in Proc. Des. Autom. Test Eur. (DATE), 1998, pp. 211-217.
13. X. Zhu and B. Lin, "Compositional software synthesis of communicating processes," in Proc. IEEE Int. Conf. Comput. Des. (ICCD), 1999, pp. 646-651.
14. J. Cortadella, A. Kondratyev, L. Lavagno, M. Massot, S. Moral, C. Passerone, Y. Watanabe, and A. Sangiovanni-Vincentelli, 'Task generation and compile-time scheduling for mixed data-control embedded software," in Proc. 37th Des. Autom. Conf., 2000, pp. 489-494.
15. S. S. Bhattacharyya, R. Leupers, and P. Marwedel, "Software synthesis and code generation for signal processing systems," IEEE Trans. Circuits Syst.- II: Analog Dig. Signal Proces., vol. 47, no. 9, pp. 849-875, Sep. 2000.
16. S. Liao, S. Tjiang, and R. Gupta, "An efficient implementation of reactivity for modeling hardware in the Scenic design environment," in Proc. 34th Des. Autom. Conf., 1997, pp. 70-75.
17. G. Berry, "Esterel on hardware," Philosophical Trans. Roy. Soc. London, ser. A, vol. 339, no. 1652, pp. 87-103, Apr. 1992.
18. R. Cytron, J. Ferrante, B. K. Rosen, M. N. Wegman, and F. K. Zadeck, "Efficiently computing static single assignment form and the control dependence graph," ACM Trans. Program. Lang. Syst., vol. 13, no. 4, pp. 451-490, Oct. 1991.
19. S. A. Edwards, T. Ma, and R. Damiano, "Using a hardware model checker to verify software," in Proc. 4th Int. Conf. ASIC (ASICON), 2001, pp. 85-90.
20. R. M. Karp and R. E. Miller, "Properties of a model for parallel computations: determinacy, termination, and queueing,"SIAM J. Appl. Math., vol. 14, no. 6, pp. 1390-1411, Nov. 1966.
21. E. A. Lee and D. G. Messerschmitt, "Static scheduling of synchronous data flow programs for digital signal processing," IEEE Trans. Computers, vol. C-36, no. 1, pp. 24-35, Jan. 1987.
22. K. van Berkel, Handshake Circuits: An Asynchronous Architecture for VLSI Programming. Cambridge, U.K.: Cambridge Univ. Press, 1993.
23. L. Janin, A. Bardsley, and D. A. Edwards, "Simulation and analysis of synthesised asynchronous circuits," Int. J. Simulation Syst., Sci. Technol., vol. 4, no. 3-4, pp. 31-43, Sep. 2003.
24. M. B. Josephs, "Receptive process theory," Acta Informatica, vol. 29, no. 1, pp. 17-31, Feb. 1992.
25. _, "An analysis of determinacy using a trace-theoretic model of asynchronous circuits," in Proc. Ninth Int. Symp. Asynchronous Circuits Syst. (ASYNC), 2003, pp. 121-130.
26. S. A. Edwards and O. Tardieu, "Deterministic receptive processes are Kahn processes," in Proc. 3rd Int. Conf. Formal Methods Models Codesign (MEMOCODE), 2005, pp. 37-44.
27. F. Balarin, P. Giusto, A. Jurecska, C. Passerone, E. Sentovich, B. Tabbara, M. Chiodo, H. Hsieh, L. Lavagno, A. Sangiovanni-Vincentelli, and K. Suzuki, Hardware-Software Co-Design of Embedded Systems: The POLIS Approach. Boston, Massachusetts: Kluwer, 1997.
28. M. Chiodo, P. Giusto, A. Jurecska, L. Lavagno, H. Hsieh, and A. Sangiovanni-Vincentelli, "A formal specification model for hardware/software codesign," in Proc. Int. Workshop Hardw.-Softw. Codesign, (1993) [Online], Available: http://www-cad.eecs.berkeley.edu/Respep/Research/ hsc/abstract.html
29. A. Benveniste, P. Caspi, S. A. Edwards, N. Halbwachs, P. L. Guernic, and R. de Simone, "The synchronous languages 12 years later," Proc. IEEE, vol. 91, no. 1, pp. 64-83, Jan. 2003.
30. P. Le Guernic, T. Gautier, M. Le Borgne, and C. Le Maire, "Programming real-time applications with SIGNAL," Proc. IEEE, vol. 79, no. 9, pp. 1321-1336, Sept. 1991.
31. J. T. Buck, S. Ha, E. A. Lee, and D. G. Messerschmitt, "Ptolemy: A framework for simulating and prototyping heterogeneous systems," Int. J. Comput. Simulation vol. 4, pp. 155-182, Apr. 1994.
32. F. Balarin, Y. Watanabe, H. Hsieh, L. Lavagno, C. Passerone, and A. Sangiovanni-Vincentelli, "Metropolis: An integrated electronic system design environment," IEEE Computer, vol. 36, no. 4, pp. 45-52, Apr. 2003.
33. F. Boussinot, "FairThreads: Mixing Cooperative and Preemptive Threads in C" Rep. No. INRIA, RR 5039, 2003.
34. T. A. Henzinger, B. Horowitz, and C. M. Kirsch, "Giotto: a time-triggered language for embedded programming," Proc. IEEE, vol. 91, no. 1, pp. 84-99, Jan. 2003.