Green governors: A framework for continuously adaptive DVFS

2011 International Green Computing Conference and Workshops, IGCC 2011

Volumn , Issue , 2011, Pages

  Spiliopoulos, Vasileios ^a   Kaxiras, Stefanos ^a   Keramidas, Georgios ^b  

^a UPPSALA UNIVERSITY   (Sweden)

^b UNIVERSITY OF PATRAS   (Greece)

Author keywords

DVFS; Performance and Power Modeling; Performance Monitoring Hardware

Indexed keywords

ADAPTIVE DYNAMICS; CORE ENERGY; DVFS; EXHAUSTIVE SEARCH; FINE-GRAINED POWER; FIRST-ORDER; FREQUENCY-SCALING; LINUX SYSTEMS; MAIN MEMORY; MONITORING HARDWARE; OFF-CHIP; PERFORMANCE LOSS; PERFORMANCE MONITORING; POWER MODELING; POWER-EFFICIENCY; PROCESSOR PERFORMANCE; REASONABLE ACCURACY;

COMPUTER OPERATING SYSTEMS; ENERGY CONSERVATION; MONITORING; OPTIMIZATION; VOLTAGE REGULATORS;

GOVERNORS;

EID: 80053203126     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IGCC.2011.6008552     Document Type: Conference Paper

References (23)

1. D. Brooks et al., "Power-aware microarchitecture: Design and modeling challenges for next-generation microprocessors," IEEE Micro, 2000.
2. S. Eyerman et al., "A mechanistic performance model for superscalar out-of-order processors," Transactions on Computer Systems, 2010.
3. S. Eyerman, et al., "A performance counter architecture for computing accurate CPI components," Int. Conference on Architectural Support for Programming Languages and Operating Systems, 2006.
4. TM i7-800 and i5-700 Desktop Processor Series, Intel, 2010.
5. Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A, 2011.
6. C. Isci et al., "Live, runtime phase monitoring and prediction on real systems with application to dynamic power management," Int. Symposium on Microarchitecture, 2006.
7. C. Isci et al., "An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget," Int. Symposium on Microarchitecture, 2006.
8. C. Isci and M.Martonosi, "Run-time power monitoring in high-end processors: Methodology and empirical data," Int. Symposium on Microarchitecture, 2003.
9. T. Karkhanis and J.E. Smith, "A first-order superscalar processor model," Int. Symposium on Computer Architecture, 2004.
10. S. Kaxiras and M. Martonosi, "Computer architecture techniques for power-efficiency," Morgan & Claypool Publishers, 2008.
11. G. Keramidas et al., "Interval-based models for run-time DVFS orchestration in superscalar processors," Int. Conference on Computing Frontiers, 2010.
12. G. Maglis et al., "Profile-based dynamic power voltage and frequency scaling for a multiple clock domain processor," Int. Symposium on Computer Architecture, 2003.
13. M. C. Maury et al., "Prediction-based power-performance adaptation of multithreaded scientific codes," Transactions on Parallel and Distributed Systems, 2008.
14. G. Contreras and M. Martonosi, "Power prediction for Intel XScale processors using performance monitoring unit events," Int. Symposium on Low Power Electronics and Design, 2005.
15. R. Joseph and M. Martonosi, "Run-time power estimation in highperformance microprocessors," Int. Symposium on Low Power Electronics and Design, 2001.
16. B. Lee and D. Brooks, "Accurate and efficient regression modeling for microarchitectural performance and power prediction," Int. Symposium on Architectural Support for Programming Languages and Operating Systems, 2006.
17. K. Rajamani et al., "Application-aware power management," Int. Symposium on Performance Analysis of Systems and Software, 2006.
18. B. Goel et al., "Portable, scalable, per-core power estimation for intelligent resource management," Int. Green Computing Conference, 2010.
19. D. Shelepov and A. Fedorova, "Scheduling on heterogeneous multicore processors using architectural signatures," Workshop on the Interaction between OS and Computer Architecture, 2008.
20. D. Grunwald et al., "Policies for dynamic clock scheduling," Int. Symposium on OS, Design and Implementation, 2000.
21. V. Jimenez et al., "Power and thermal characterization of POWER6 system," Int. Conference on Parallel Architectures and Compilation Techniques, 2010.
22. W. Wu et al., "Multi-phase buck converter design with two-phase coupled inductors," Int. Applied Power Electronics Conference and Exposition, 2006.
23. T. Burdand and R. Brodersen, "Design issues for dynamic voltage scaling," Int. Symposium on Low Power Electronics and Design, 2000.