MRAM crossbar based configurable logic block

ISCAS 2012 - 2012 IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2012, Pages 2945-2948

  Lakys, Yahya ^a   Zhao, Weisheng ^a   Klein, Jacques Olivier ^a   Chappert, Claude ^a  

^a UNIVERSITÉ PARIS SACLAY   (France)

Author keywords

Context switching; Crossbar architecture; MRAM; MTJ; Non Volatile; Spintronics

Indexed keywords

CONTEXT SWITCHING; CROSSBAR ARCHITECTURE; MRAM; MTJ; NON-VOLATILE;

DYNAMIC MODELS; MAGNETIC DEVICES; MAGNETOELECTRONICS; NANOTECHNOLOGY; VIRTUAL STORAGE;

LOGIC CIRCUITS;

EID: 84866595614     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2012.6271934     Document Type: Conference Paper

References (25)

1. C. Chappert, A. Fert, F. Nguyen Van Dau,"The emergence of spin electronics in data storage", Nat. Mat., Vol. 6, pp. 813-823, 2007.
2. B. Engel et aI.,"A 4-Mb toggle MRAM based on a novel bit and switching method", IEEE Trans. Magn., Vol. 41, pp. 132-136,2005.
3. W. S. Zhao et aI.,"Spin Transfer Torque (STT)-MRAM based Run Time Reconfiguration FPGA circuit", ACM Trans. Embedded Computing Systems, Vol. 9, no. 2, article 14,2009.
4. W. S. Zhao, et aI.,"Power and Area Optimization for Run-Time Reconfiguration System on Programmable Chip Based on Magnetic Random Access Memory", IEEE Trans. Magn., 45, pp. 776-780, 2009.
5. G. Prenat et aI.,"CMOS/Magnetic Hybrid Architectures", Proc. Of IEEE ICECS, Morocco, pp. 190-193, 2007.
6. H. Van et aI.,"Programmable nanowire circuits for nanoprocessors", Nat., Vo1. 470, pp. 240-244, 2011.
7. G. Agnus et aI.,"2-Terminal Carbon Nanotube Programmable devices for adaptive architectures". Advanced Materials, Vol. 22, pp. 702-706, 2010.
8. J. Borghetti, et aI.,"Memristive' switches enable 'stateful' logic operations via material implication". Nat., Vol. 464, pp. 873-876, 2010.
9. A. Khitun, M. Bao and K. L. Wang,"Magnonic logic circuits", J. Phys. D: Appl. Phys., Vol. 43,264005,2010.
10. P. M. Braganca et aI.,"A three-terminal approach to developing SpinTorque written magnetic Random Access Memory Cells", IEEE Trans. Nanotech., Vol. 8, pp. 190-195,2010.
11. International Roadmap for Semiconductor (ITRS) 2007, ERD update.
12. Spartan Family, www. xilinx. com
13. Y. Lakys et aI.,"Low power, high reliability magnetic flip-flop", Electronics letters, Vol. 46, pp. 1493-1494,2010.
14. G. Snider, P. Kuekes and R. S. Williams,"CMOS-like logic in defective nanoscale crossbars" IEEE Trans. Nanotech., Vol. 15, pp. 881-891,2005.
15. S. M. Scalera and J. R Vazquez,"The design and implementation of a context switching FPGA", Proc. IEEE-FCCM, pp. 78-85,1998.
16. W. S. Zhao et aI.,"Design considerations and strategies for high-reliable STT-MRAM", Microelectron. Rehab., Vo1. 51, pp. 1454-1458,2011.
17. E. Linn et aI.,"Complementary resistive switches for passive nanocrossbar memories", Nat. Mat., Vol. 9, pp. 403-406, 2010.
18. W. S. Zhao, C. Chappert, V. Javerliac and J. P. Noziere,"High Speed, High Stability and Low Power Sensing Amplifier for MTJ/CMOS Hybrid Logic Circuits", IEEE Trans. on Mag., Vol. 45, pp. 3784-3787,2009.
19. S. Kang and Y. Leblebici,"CMOS Digital Integrated Circuits", Third Edition, McGrawHill publisher. 2002.
20. M. Elbaraji, et aI.,"Dynamic compact model of thermally assisted switching magnetic tunnel junctions", J. Appl. Phys., 123906,2010.
21. K. Jo et aI.,"Self-Adaptive Write Circuit for Low-Power and VariationTolerant Memristors", IEEE Trans. Nanotech. Vo1. 9, pp. 675-678, 2010.
22. WS. Zhao et aI.,"A Compact Model of Domain Wall propagation for logic and memory design" , J. Appl. Phys. Vo1. 109, 07D501, 2011.
23. T. Maruyama et aI.,"Large voltage-induced magnetic anisotropy change in a few atomic layers of iron", Nat. Nano., Vol. 4, pp. 158-161,2009.
24. S. Matsunaga et aI.,"Fabrication of a Nonvolatile Full Adder Based on Logic-in-Memory Architecture Using Magnetic Tunnel Junctions", Appl. Phys. Express, Vol. I, pp. 091301,2008.
25. S. Trimberger, D. Carberry, A. Johnson and J. Wong,"A TimeMultiplexed FPGA", Proc. of The 5th Annual IEEE Symp. on FPGAs for Custom Computing Machines, pp. 22-28 ,1997.