Handling global traffic in future CMP NoCs

International Workshop on System Level Interconnect Prediction, SLIP

Volumn , Issue , 2012, Pages 40-47

  Manevich, Ran ^a   Cidon, Israel ^a   Kolodny, Avinoam ^a  

^a TECHNION ISRAEL INSTITUTE OF TECHNOLOGY   (Israel)

Author keywords

2D mesh hierarchical networks on chip; NoCs; Rent's traffic

Indexed keywords

END TO END; INJECTION RATES; MESH TOPOLOGIES; NEAREST-NEIGHBORS; NETWORKS ON CHIPS; NOCS; PEER-TO-PEER TRAFFIC; PYRAMID STRUCTURE; RENT'S RULE; SATURATION POINT; TRAFFIC PATTERN;

BANDWIDTH; ELECTRIC POWER SYSTEM INTERCONNECTION; PROBABILITY DISTRIBUTIONS; TOPOLOGY;

PEER TO PEER NETWORKS;

EID: 84866518026     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2347655.2347671     Document Type: Conference Paper

References (19)

1. K. Goossens, J. Dielissen, O. P. Gangwal, S. G. Pestana, A. Radulescu and E. Rijpkema. A design flow for applicationspecific Networks-on-Chip with guaranteed performance to accelerate SOC design and verification. DATE 2005.
2. Z. Guz, I. Walter, E. Bolotin, I . Cidon, R. Ginosar, and A. Kolodny. Efficient link capacity and QoS design for network-on chip. DATE 2006.
3. M. Kandemir, Y. Zhang, J. Liu, and T. Yemliha. Neighborhood-aware data locality optimization for NoCbased multicores. CGO 2011.
4. C. Kim, D. Burger, and S. W. Keckler. An adaptive, nonuniform cache structure for wire-delay dominated on-chip caches. ASPLOS 2002.
5. D. Greenfield, A. Banerjee, J.-G. Lee, and S. Moore. Implications of Rent's rule for NoC design and its faulttolerance. NOCS 2007.
6. W. Heirman, J. Dambre, D. Stroobandt, and J. Campenhout. Rent's rule and parallel programs: Characterising network traffic behaviour. SLIP 2008.
7. B. S. Landman and R. L. Russo. On a pin versus block relationship for partitions of logic graphs. IEEE Transactions on Computers 1971.
8. W. E. Donath. Wire length distribution or placements of computer logic. IBM Journal of Research and Development, 1981.
9. P. Christie and D. Stroobandt. The interpretation and application of Rent's rule. IEEE Transactions on Very Large Scale Integration Systems, 2000.
10. P. Zarkesh-Ha, G. B. P. Bezerra, S. Forrest, M. Moses. Hybrid network on chip (HNoC): local buses with a global mesh architecture. SLIP 2010.
11. Booksim interconnect network simulator -https://nocs.stanford.edu/cgi- bin/trac.cgi/wiki/Resources/BookSim
12. Markus Winter and Steffen Prusseit and Gerhard P. Fettweis. Hierarchical routing architectures in clustered 2D-mesh networks-on-chip. ISOCC 2010.
13. A. Kahng, B. Li, L.S. Peh, and K. Samadi. Orion 2.0: A fast and accurate NoC power and area model for early-stage design space exploration. DATE 2009.
14. W. J. Dally and B. Towles. Route packets not wires: on-chip interconnection networks. DAC 2001.
15. C. Gómez, M.E. Gómez, P. López, J. Duato. Exploiting wiring resources on interconnection network: increasing path diversity. Euromicro PDP 2008.
16. U. Y. Ogras and R. Marculescu. 'It's a small world after all': NoC performance optimization via long-range link insertion. IEEE Trans. on Very Large Scale Integr. (VLSI) Syst. 2006.
17. C. Puttmann, J.-C. Niemann, M. Porrmann, and U. Rückert. GigaNoC - A hierarchical network-on-chip for scalable chipmultiprocessors. Euromicro DSD 2007.
18. J. D. Balfour and W. J. Dally. Design tradeoffs for tiled CMP on-chip networks. International Conference on Supercomputing, 2006.
19. S. Bourduas and Z. Zilic. Latency reduction of global traffic in wormhole-routed meshes using hierarchical rings for global routing. ASAP 2007.