-
2
-
-
0036149420
-
Networks on chips: A new SoC paradigm
-
DOI 10.1109/2.976921
-
L. Benini and G. Micheli. Networks on Chips: A New SoC Paradigm. Computer, 45(1):70-78, January 2002. (Pubitemid 34069383)
-
(2002)
Computer
, vol.35
, Issue.1
, pp. 70-78
-
-
Benini, L.1
De, M.G.2
-
3
-
-
33745800231
-
A survey of research and practices of network-on-chip
-
T. Bjerregaard and S. Mahadevan. A survey of research and practices of network-on-chip. ACM Computing Surveys (CSUR), 38(1):414-421, 2006.
-
(2006)
ACM Computing Surveys (CSUR)
, vol.38
, Issue.1
, pp. 414-421
-
-
Bjerregaard, T.1
Mahadevan, S.2
-
4
-
-
0005467492
-
Route Packets, Not Wires: On-Chip Interconnection Networks
-
June
-
W. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. In Proc. of DAC, pages 84-89, June 2001.
-
(2001)
Proc. of DAC
, pp. 84-89
-
-
Dally, W.1
Towles, B.2
-
5
-
-
70349739162
-
Designing regular network-on-chip topologies under technology, architecture and software constraints
-
March
-
F. Gilabert, D. Ludovici, S. Medardoni, D. Bertozzi, L. Benini, and G. Gaydadjiev. Designing regular network-on-chip topologies under technology, architecture and software constraints. In Proc. of INt. Conf. on Complex, Intelligent and Software Intensive Systems, pages 681-687, March 2009.
-
(2009)
Proc. of INt. Conf. on Complex, Intelligent and Software Intensive Systems
, pp. 681-687
-
-
Gilabert, F.1
Ludovici, D.2
Medardoni, S.3
Bertozzi, D.4
Benini, L.5
Gaydadjiev, G.6
-
7
-
-
27344456043
-
AEthereal Network on Chip: Concepts, Architectures and Implementations
-
September-October
-
K. Goossens, J. Dielissen, and A. Radulescu. AEthereal Network on Chip: Concepts, Architectures and Implementations. IEEE Design and Test of Computers, 22(5):21-31, September-October 2005.
-
(2005)
IEEE Design and Test of Computers
, vol.22
, Issue.5
, pp. 21-31
-
-
Goossens, K.1
Dielissen, J.2
Radulescu, A.3
-
8
-
-
16244392403
-
Silent: Serialized low energy transmission coding for on-chip interconnection networks
-
January
-
L. Kangmin, S. Lee, and H. Yoo. Silent: serialized low energy transmission coding for on-chip interconnection networks. In Proc. of Int. Conf. on Computer Aided Design (ICCAD), pages 448-451, January 2005.
-
(2005)
Proc. of Int. Conf. on Computer Aided Design (ICCAD)
, pp. 448-451
-
-
Kangmin, L.1
Lee, S.2
Yoo, H.3
-
9
-
-
3042740415
-
Guaranteed Bandwidth using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip
-
February
-
M. Millberg and et al. Guaranteed Bandwidth using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip. In Proc. of DATE, pages 890-895, February 2004.
-
(2004)
Proc. of DATE
, pp. 890-895
-
-
Millberg, M.1
-
10
-
-
47749102915
-
Giganoc - A hierarchical network-on-chip for scalable chip-multiprocessors
-
August
-
C. Puttmann, J. Niemann, M. Porrmann, and U. Ruckert. Giganoc - a hierarchical network-on-chip for scalable chip-multiprocessors. In Proc. of Euromicro Conf. on DSD, pages 495-502, August 2007.
-
(2007)
Proc. of Euromicro Conf. on DSD
, pp. 495-502
-
-
Puttmann, C.1
Niemann, J.2
Porrmann, M.3
Ruckert, U.4
|