Eliminating voltage emergencies via microarchitectural voltage control feedback and dynamic optimization

Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04

Volumn , Issue , 2004, Pages 326-331

  Hazelwood, Kim ^a   Brooks, David ^a  

^a HARVARD UNIVERSITY   (United States)

Author keywords

DI dt; Hardware software co design; Power aware computing; Voltage emergencies

Indexed keywords

COMPUTER HARDWARE; COMPUTER SOFTWARE; FEEDBACK CONTROL; OPTIMIZATION; PRODUCT DESIGN; PROGRAM PROCESSORS;

DI/DT; HARDWARE-SOFTWARE CO-DESIGN; POWER-AWARE COMPUTING; VOLTAGE EMERGENCIES;

VOLTAGE CONTROL;

EID: 16244412618     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1013235.1013315     Document Type: Conference Paper

References (12)

1. International technology roadmap for semiconductors. Semiconductor Industry Association, 2003.
2. T. Austin, E. Larson, and D. Ernst. Simplescalar: An infrastructure for computer system modeling, IEEE Computer, pages 59-67, February 2002.
3. V. Bala, E. Duesterwald, and S. Banerjia. Dynamo: A transparent dynamic optimization system. In PLDI, pages 1-12, 2000.
4. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In ISCA-27, 2000.
5. A. P. Chandrakasan, W. J. Bowhill, and F. Fox. Design of High-Performance Microprocessor Circuits. Wiley-IEEE Press, 2000.
6. E. Grochowski, D. Ayers, and V. Tiwari. Microarchitectural simulation and control of di/dt-induced power supply voltage variation. In HPCA-8, pages 7-16, 2002.
7. R. Joseph, D. Brooks, and M. Martonosi. Control techniques to eliminate voltage emergencies in high performance processors. In HPCA-9, 2003.
8. R. Joseph, Z. Hu, and M. Martonosi. Wavelet analysis for microprocessor design: Experiences with wavelet based di/dt characterization. In HPCA-10, 2004.
9. M. D. Powell and T. N. Vijaykumar. Pipeline damping: A microarchitectural technique to reduce inductive noise in supply voltage. In ISCA-30, pages 72-83, 2003.
10. L. Smith, R. Anderson, D. Forehand, T. Pelc, and T. Roy. Power distribution system design methodology and capacitor selection for modern CMOS technology. IEEE Transactions on Advanced Packaging, 22(3):284-291, August 1999.
11. M. C. Toburen. Power analysis and instruction scheduling for reduced di/dt in the execution core of high-performance microprocessors. Master's thesis, NC State University, 1999.
12. M. Tsuk, R. Dame, D. Dvorscak, C. Houghton, and J. St.Laurent. Modeling and measurement of the Alpha 21364 package. In 2001 Electrical Performance of Electronic Packaging (EPEP), October 2001.