Next generation on-chip networks: What kind of congestion control do we need?

Proceedings of the 9th ACM Workshop on Hot Topics in Networks, Hotnets-9

Volumn , Issue , 2010, Pages

  Nychis, George ^a   Fallin, Chris ^a   Moscibroda, Thomas ^b   Mutlu, Onur ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b MICROSOFT RESEARCH   (United States)

Author keywords

congestion control; multi core; on chip networks

Indexed keywords

EFFECTIVE SOLUTION; MULTI CORE; NETWORK CONGESTIONS; NETWORK DESIGN; NETWORK-ON-CHIP DESIGN; NETWORKING COMMUNITY; ON-CHIP NETWORKS;

CONGESTION CONTROL (COMMUNICATION); DESIGN; VLSI CIRCUITS;

EMBEDDED SYSTEMS;

EID: 84865556460     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1868447.1868459     Document Type: Conference Paper

References (24)

1. Appenzeller et al. Sizing router buffers. SIGCOMM, 2004.
2. P. Baran. On distributed communications networks. IEEE Trans. on Comm., 1964.
3. L. Benini and G. D. Micheli. Networks on chips: A new SoC paradigm. Computer, 35:70-78, Jan 2002.
4. T. Bjerregaard et al. A survey of research and practices of network-on-chip. ACM Computing Surveys, 2006.
5. S. Borkar. Thousand core chips: a technology perspective. DAC-44, 2007.
6. W. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2004.
7. W. J. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. DAC-38, 2001.
8. R. Das et al. Application-aware prioritization mechanisms for on-chip networks. MICRO-42, 2009.
9. P. Gratz, C. Kim, R. McDonald, and S. Keckler. Implementation and evaluation of on-chip network architectures. ICCD, 2006.
10. B. Grot, J. Hestness, S. Keckler, and O. Mutlu. Express cube topologies for on-chip interconnects. HPCA-15, 2009.
11. M. Hayenga et al. Scarab: A single cycle adaptive routing and bufferless network. MICRO-42, 2009.
12. Y. Hoskote et al. A 5-ghz mesh interconnect for a teraflops processor. IEEE MICRO, 2007.
13. Intel Corporation. Single-chip cloud computer. http://techresearch.intel. com/articles/Tera-Scale/1826.htm.
14. D. Katabi, M. Handley, and C. Rohrs. Internet congestion control for future high bandwidth-delay product environments. SIGCOMM, 02.
15. J. Kim, W. Dally, S. Scott, and D. Abts. Technology-driven, highly-scalable dragonfly topology. ISCA-35, 2008.
16. J. Kim et al. Flattened butterfly topology for on-chip networks. IEEE Computer Architecture Letters, 2007.
17. A. Mohammad et al. DCTCP: Efficient packet transport for the commoditized data center. SIGCOMM, 2010.
18. T. Moscibroda and O. Mutlu. A case for bufferless routing in on-chip networks. ISCA-36, 2009.
19. J. Owens et al. Research challenges for on-chip interconnection networks. IEEE MICRO, 2007.
20. A. Snavely and D. M. Tullsen. Symbiotic jobscheduling for a simultaneous multithreaded processor. ASPLOS-9, 2000.
21. Standard Performance Evaluation Corporation. SPEC CPU2006. http://www.spec.org/cpu2006.
22. M. Taylor, J. Kim, J. Miller, and D. Wentzlaff. The Raw microprocessor: A computational fabric for software circuits and general-purpose programs. IEEE MICRO, Mar 2002.
23. Tilera Corporation. Tilera announces the world's first 100-core processor with the new tile-gx family. http://www.tilera.com/news-&-events/press- release-091026.php.
24. D. Wentzlaff et al. On-chip interconnection architecture of the tile processor. IEEE Micro, 27(5):15-31, 2007.