메뉴 건너뛰기




Volumn 6, Issue 2, 2007, Pages 37-40

Flattened butterfly topology for on-chip networks

Author keywords

Flattened butterfly; High radix routers; On chip networks; Topology

Indexed keywords

ELECTRIC NETWORK TOPOLOGY; ELECTRIC POWER UTILIZATION; NETWORK ROUTING; PROGRAM PROCESSORS;

EID: 36749031071     PISSN: 15566056     EISSN: None     Source Type: Journal    
DOI: 10.1109/L-CA.2007.10     Document Type: Article
Times cited : (69)

References (8)
  • 2
    • 0021411652 scopus 로고
    • Generalized Hypercube and Hyperbus Structures for a Computer Network
    • L. N. Bhuyan and D. P. Agrawal, "Generalized Hypercube and Hyperbus Structures for a Computer Network." IEEE Trans. Computers, vol. 33, no. 4, pp. 323-333, 1984.
    • (1984) IEEE Trans. Computers , vol.33 , Issue.4 , pp. 323-333
    • Bhuyan, L.N.1    Agrawal, D.P.2
  • 8
    • 33845903937 scopus 로고    scopus 로고
    • Load-balanced routing in interconnection networks,
    • Ph.D. dissertation, Stanford University
    • A. Singh, "Load-balanced routing in interconnection networks," Ph.D. dissertation, Stanford University, 2005.
    • (2005)
    • Singh, A.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.