|
Volumn 6, Issue 2, 2007, Pages 37-40
|
Flattened butterfly topology for on-chip networks
|
Author keywords
Flattened butterfly; High radix routers; On chip networks; Topology
|
Indexed keywords
ELECTRIC NETWORK TOPOLOGY;
ELECTRIC POWER UTILIZATION;
NETWORK ROUTING;
PROGRAM PROCESSORS;
BYPASS CHANNELS;
FLATTENED BUTTERFLY;
HIGH RADIX ROUTERS;
ON-CHIP NETWORKS;
CHIP SCALE PACKAGES;
|
EID: 36749031071
PISSN: 15566056
EISSN: None
Source Type: Journal
DOI: 10.1109/L-CA.2007.10 Document Type: Article |
Times cited : (69)
|
References (8)
|