Thermal trends in emerging Technologies

Proceedings - International Symposium on Quality Electronic Design, ISQED

Volumn , Issue , 2006, Pages 625-632

  Link, G M ^a   Vijaykrishnan, N ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EMERGING TECHNOLOGIES; MULTI-LAYER DEVICES; PEAK TEMPERATURES; PLACEMENT OPTIMIZATION; POWER DISTRIBUTIONS; PROCESS VARIATION; SWITCHING ACTIVITIES; VERTICAL TEMPERATURE DIFFERENCES;

THERMOANALYSIS;

TECHNOLOGY;

EID: 84864864951     PISSN: 19483287     EISSN: 19483295     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2006.136     Document Type: Conference Paper

References (21)

1. AMD Corp. AMD Athlon 64 Processor Power and Thermal Data Sheet, October 2004.
2. Ansys Inc. Ansys Multiphysics.
3. K. Banerjee, S. J. Souri, P. Kapur, and K. C. Saraswat. 3-D ICs: A Novel Chip Design for Improving Deep Submicrometer Interconnect Performance and Systems-On-Chip Integration. In Proceedings of the IEEE, volume 89, pages 602-633, May 2001.
4. B. Black, D. W. Nelson, C. Webb, and N. Samra. 3D Processing Technology and its Impact on IA32 Microprocessors. In Proceedings of the International Conference on Circuit Design (ICCD), pages 316-318, October 2004.
5. D. Brooks and M. Martonosi. Dynamic Thermal Management for High-Performance Microprocessors. In Proceedings of the 7th International Symposium on High-Performance Computer Architecture (HPCA), 2001.
6. D. Brooks, V. Tiwari, and M. Martonosi. WATTCH: A Framework for Architectural-level Power Analysis and Optimizations. In ISCA, pages 83-94, 2000.
7. T.-Y. Chiang, K. Banerjee, and K. C. Saraswat. A New Analytical Thermal Model for Multilevel ULSI Interconnects Incorporating Via Effects. In IEEE International Interconnect Technology Conference (IITC), pages 92-94, San Fransisco, CA, USA, June 2001. IEEE.
8. Flomerics Corp. Flotherm Modeling Software.
9. S. Gupta, M. Hilbert, S. Hong, and R. Patti. Techniques for Producing 3D ICs with High-Density Interconnect, 2005. Available from Tezzaron Semiconductor.
10. J. P. Gyvez and H. P. Tuinhout. Threshold Voltage Mismatch and Intra-Die Leakage Current in Digital CMOS Circuits. IEEE Transactions on Solid-State Circuits, 39(1):157-168, January 2004.
11. S. Heo, K. Barr, and K. Asanovic. Reducing Power Density through Activity Migration. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), August 2003.
12. P. Li, L. Pileggi, M. Ashegi, and R. Chandra. Efficient Full-Chip Thermal Modeling and Analysis. In IEEE/ACM Intl. Conf. on CAD, November 2004.
13. J. Mayega, O. Erdogan, P. M. Belemjian, K. Zhou, J. F. McDonald, and R. P. Kraft. 3D Direct Vertical Interconnect Microprocessors Test Vehicle. In ACM Great Lakes Symposium on VLSI, pages 141-146, 2003.
14. R. Rao, A. Srivastava, D. Blaauw, and D. Sylvester. Statistical Esimation of Leakage Current Considering Inter-and Intra-Die Process Variation. In ISLPED, pages 84-89, 2003.
15. S. Borkar. Design Challenges of Technology Scaling. IEEE Micro, 19(4):23-29, July-August 1999.
16. K. Skadron, T. Abdelzaher, and M. R. Stan. Control-Theoretic Techniques and Thermal-RC Modeling for Accurate and Localized Dynamic Thermal Management. In Proceedings of the Eighth International Symposium on High-Performance Computer Architecture (HPCA), 2002.
17. K. Skadron, M. R. Stan, et al. Temperature-Aware Microarchitecture. In Proceedings of the 30th International Symposium on Computer Architecture (ISCA), 2003.
18. C. S. Tan and R. Reif. Multi-Layer Silicon Layer Stacking Based on CopperWafer Bonding. Electrochemical and Solid-State Letters, 8(6):G147-G149, 2005.
19. E. Weisstien. Correlation Coefficient. From Math-World-A Wolfram Web Resource.
20. P. Wilkerson, A. Raman, and M. Turowski. Fast, Automated Thermal Simulation of Three-Dimensional Integrated Circuits. In Proceedings of the Inter Society Conference on Thermal Phenomena, 2004.
21. Y. Yamaji, T. Ando, et al. Thermal Characterization of Bare-Die Stacked Modules with Cu through-vias. In Electronic Components and Technology Conference, volume 51, pages 730-732, 2001.