-
1
-
-
0003144772
-
Device and technology impact on low power electronics
-
ed. Jan Rabaey, Kluwer
-
C. Hu, "Device and technology impact on low power electronics," Low Power Design Methodologies, ed. Jan Rabaey, Kluwer, pp. 21-35, 1996.
-
(1996)
Low Power Design Methodologies
, pp. 21-35
-
-
Hu, C.1
-
2
-
-
84943165901
-
-
http://developer.intel.com/design/mobile/datashts
-
-
-
-
3
-
-
0032688692
-
Standby power minimization through simultaneous threshold voltage and circuit sizing
-
S. Sirichotiyakul, T. Edwards, C. Oh, J. Zuo, A. Dharchoudhury, R. Panda, and D. Blaauw, "Standby power minimization through simultaneous threshold voltage and circuit sizing," Proc. DAC, pp. 436-441, 1999.
-
(1999)
Proc. DAC
, pp. 436-441
-
-
Sirichotiyakul, S.1
Edwards, T.2
Oh, C.3
Zuo, J.4
Dharchoudhury, A.5
Panda, R.6
Blaauw, D.7
-
4
-
-
0031635212
-
A new technique for standby leakage reduction in high-performance circuits
-
Y. Ye, S. Borkar, and V. De, "A new technique for standby leakage reduction in high-performance circuits," Proc. Symposium on VLSI Circuits, pp. 40-41, 1998.
-
(1998)
Proc. Symposium on VLSI Circuits
, pp. 40-41
-
-
Ye, Y.1
Borkar, S.2
De, V.3
-
5
-
-
0030712582
-
A gate-level leakage power reduction method for ultra-low-power CMOS circuits
-
J. Halter and F. Najm, "A gate-level leakage power reduction method for ultra-low-power CMOS circuits," Proc. CICC, pp. 475-478, 1997.
-
(1997)
Proc. CICC
, pp. 475-478
-
-
Halter, J.1
Najm, F.2
-
6
-
-
0029359285
-
1-V power supply high-speed digital circuit technology with multithreshold voltage CMOS
-
Aug.
-
S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, "1-V power supply high-speed digital circuit technology with multithreshold voltage CMOS," IEEE Journal of Solid-State Circuits, vol. 30, pp. 847-854, Aug. 1995.
-
(1995)
IEEE Journal of Solid-State Circuits
, vol.30
, pp. 847-854
-
-
Mutoh, S.1
Douseki, T.2
Matsuya, Y.3
Aoki, T.4
Shigematsu, S.5
Yamada, J.6
-
7
-
-
0036049564
-
High-performance and low-power challenges for sub-70nm microprocessor circuits
-
R.K. Krishnamurthy, A. Alvandpour, V. De, and S. Borkar, "High-performance and low-power challenges for sub-70nm microprocessor circuits," Proc. CICC, pp. 125-128, 2002.
-
(2002)
Proc. CICC
, pp. 125-128
-
-
Krishnamurthy, R.K.1
Alvandpour, A.2
De, V.3
Borkar, S.4
-
8
-
-
0030681185
-
Device-circuit optimization for minimal energy and power consumption in CMOS random logic networks
-
P. Pant, V. De, and A. Chatterjee, "Device-circuit optimization for minimal energy and power consumption in CMOS random logic networks," Proc. DAC, pp. 403-408, 1997.
-
(1997)
Proc. DAC
, pp. 403-408
-
-
Pant, P.1
De, V.2
Chatterjee, A.3
-
10
-
-
0036949325
-
Full chip sub-threshold leakage power prediction model for sub-0.18um CMOS
-
S. Narendra, V. De, S. Borkar, and A. Chandrakasan, "Full chip sub-threshold leakage power prediction model for sub-0.18um CMOS," Proc. ISLPED, pp. 19-23, 2002.
-
(2002)
Proc. ISLPED
, pp. 19-23
-
-
Narendra, S.1
De, V.2
Borkar, S.3
Chandrakasan, A.4
-
11
-
-
0034452603
-
A 130nm generation logic technology featuring 70nm transistors, dual Vt transistors and 6 layers of Cu interconnect
-
S. Tyagi et al, "A 130nm generation logic technology featuring 70nm transistors, dual Vt transistors and 6 layers of Cu interconnect," Proc. IEDM, pp. 567-570, 2000.
-
(2000)
Proc. IEDM
, pp. 567-570
-
-
Tyagi, S.1
-
12
-
-
0036907029
-
Subthreshold leakage modeling and reduction techniques
-
Nov.
-
J. Kao, S. Narendra, and A. Chandrakasan, "Subthreshold leakage modeling and reduction techniques," Proc. ICCAD, pp. 141-148, Nov. 2002.
-
(2002)
Proc. ICCAD
, pp. 141-148
-
-
Kao, J.1
Narendra, S.2
Chandrakasan, A.3
-
13
-
-
0036954781
-
Modeling and analysis of leakage power considering within-die process variations
-
A. Srivastava, R. Bai, D. Blaauw, and D. Sylvester, "Modeling and analysis of leakage power considering within-die process variations," Proc. ISLPED, pp. 64-67, 2002.
-
(2002)
Proc. ISLPED
, pp. 64-67
-
-
Srivastava, A.1
Bai, R.2
Blaauw, D.3
Sylvester, D.4
-
14
-
-
0003663467
-
-
McGraw-Hill Inc, New York
-
A. Papoulis, Probability, Random Variables, and Stochastic Processes, McGraw-Hill Inc, New York, 1991.
-
(1991)
Probability, Random Variables, and Stochastic Processes
-
-
Papoulis, A.1
-
16
-
-
1542267037
-
An improved generalized guide for MOSFET scaling
-
K.K. Ng, S.A. Eshraghi, and T.D. Stanik, "An improved generalized guide for MOSFET scaling," IEEE TED, vol.40, pp. 1893-1895, 1993.
-
(1993)
IEEE TED
, vol.40
, pp. 1893-1895
-
-
Ng, K.K.1
Eshraghi, S.A.2
Stanik, T.D.3
-
17
-
-
0031623626
-
Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks
-
Z. Chen, M. Johnson, L. Wei, and K. Roy, "Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks," Proc. ISLPED, pp. 239-244, 1998.
-
(1998)
Proc. ISLPED
, pp. 239-244
-
-
Chen, Z.1
Johnson, M.2
Wei, L.3
Roy, K.4
-
18
-
-
0028017169
-
Comparison of methods of computing lognormal sum distributions and outages for digital wireless applications
-
N.C. Beaulieu, A.A. Abu-Dayya, and, P.J.McLane. "Comparison of methods of computing lognormal sum distributions and outages for digital wireless applications," IEEE International Conference on Communications, vol.3 pp.1270-1275,1994.
-
(1994)
IEEE International Conference on Communications
, vol.3
, pp. 1270-1275
-
-
Beaulieu, N.C.1
Abu-Dayya, A.A.2
McLane, P.J.3
-
19
-
-
0020180746
-
On the distribution function and moments of power sums with lognormal components
-
Sept.
-
S.C. Schwartz and Y.S. Yeh, "On the distribution function and moments of power sums with lognormal components," Bell Systems Technical Journal, vol.61, pp.1441-1462, Sept. 1982.
-
(1982)
Bell Systems Technical Journal
, vol.61
, pp. 1441-1462
-
-
Schwartz, S.C.1
Yeh, Y.S.2
-
20
-
-
0003016939
-
A normal limit theorem for power sums of independent random variables
-
Nov.
-
N. Marlow, "A normal limit theorem for power sums of independent random variables," Bell Systems Technical Journal, vol.46, pp.2081-2090, Nov. 1967.
-
(1967)
Bell Systems Technical Journal
, vol.46
, pp. 2081-2090
-
-
Marlow, N.1
-
21
-
-
0002609165
-
A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran
-
May
-
F. Brglez and H. Fujiwara, "A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran," Proc. International Symposium on Circuits and Systems, pp. 695-698, May 1989.
-
(1989)
Proc. International Symposium on Circuits and Systems
, pp. 695-698
-
-
Brglez, F.1
Fujiwara, H.2
|