iGPU: Exception support and speculative execution on GPUs

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2012, Pages 72-83

  Menon, Jaikrishnan ^a   De Kruijf, Marc ^a   Sankaralingam, Karthikeyan ^a  

^a University of Wisconsin Madison   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONTEXT SWITCH; DYNAMIC COMPILATION; ENTRY POINT; EXCEPTION HANDLING; GPU COMPUTING; GPU PROGRAMS; HARDWARE DESIGN; HARDWARE EXTENSION; LOW OVERHEAD; SPECULATIVE EXECUTION; VERTEX SHADER; VIRTUAL MEMORY;

COMPUTER ARCHITECTURE; HARDWARE;

PROGRAM PROCESSORS;

EID: 84864857149     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2012.6237007     Document Type: Conference Paper

References (43)

1. AMD. Memory System on Fusion APUs. http://goo.gl/r72cp.
2. AMD. AMD Accelerated Parallel Processing OpenCL Programming Guide, Rev. 1.3f. 2011.
3. L. Anghel and M. Nicolaidis. Cost reduction and evaluation of a temporary faults detecting technique. In DATE '00.
4. T. Austin. DIVA: A Reliable Substrate for Deep Submicron MicroarchitectureDesign. In MICRO '99.
5. A. Bakhoda, G. Yuan, W. Fung, H. Wong, and T. Aamodt. Analyzing CUDA workloads using a detailed GPU simulator. In ISPASS '09.
6. E. Blem, M. Sinclair, and K. Sankaralingam. Challenge benchmarks that must be conquered to sustain the GPU revolution. In Proceedings of the 4th Workshop on Emerging Applications for Manycore Architecture, 2011.
7. J. Chen. GPU technology trends and future requirements. In IEDM '09.
8. S. Das, C. Tokunaga, S. Pant, W. H. Ma, S. Kalaiselvan, K. Lai, D. M. Bull, and D. T. Blaauw. RazorII: In Situ Error Detection and Correction for PVT and SER Tolerance. Solid-State Circuits, IEEE Journal of, 44(1):32-48.
9. M. de Kruijf and K. Sankaralingam. Idempotent processor architecture. In MICRO '11.
10. M. de Kruijf, K. Sankaralingam, and S. Jha. Static analysis and compiler design for idempotent processing. In PLDI '12.
11. G. Diamos, A. Kerr, S. Yalamanchili, and N. Clark. Ocelot: A dynamic compiler for bulk-synchronous applications in heterogeneous systems. In PACT '10.
12. D. Ernst, N. S. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner, and T. Mudge. Razor: A low-power pipeline based on circuit-level timing speculation. In MICRO '03.
13. R. Espasa, F. Ardanaz, J. Emer, S. Felix, J. Gago, R. Gramunt, I. Hernandez, T. Juan, G. Lowney, M. Mattina, and A. Seznec. Tarantula: a vector extension to the alpha architecture. In ISCA '02.
14. R. Espasa, M. Valero, and J. E. Smith. Out-of-order vector architectures. In MICRO '97.
15. I. Gelado, J. E. Stone, J. Cabezas, S. Patel, N. Navarro, and W.-m. W. Hwu. An asymmetric distributed shared memory model for heterogeneous parallel systems. In ASPLOS '10.
16. B. Greskamp, L. Wan, U. Karpuzcu, J. Cook, J. Torrellas, D. Chen, and C. Zilles. Blueshift: Designing processors for timing speculation from the ground up. In HPCA '09.
17. M. Gupta, K. Rangan, M. Smith, G.-Y. Wei, and D. Brooks. Decor: A delayed commit and rollback mechanism for handling inductive noise in processors. In HPCA '08.
18. M. Hampton and K. Asanović. Implementing virtual memory in a vector processor with software restart markers. In ICS '06.
19. J. Hennessy and D. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, Inc., 5th edition, 2011.
20. id. id tech 5 challenges: From texture virtualization to massive vparallelization. In SIGGRAPH '09.
21. C. Kozyrakis and D. Patterson. Overcoming the limitations of conventional vector processors. In ISCA '03.
22. C.-C. J. Li, S.-K. Chen, W. K. Fuchs, and W.-M. W. Hwu. Compiler-based multiple instruction retry. IEEE Transactions on Computers, 44(1):35-46, 1995.
23. E. Lindholm, M. J. Kilgard, and H. Moreton. A userprogrammable vertex engine. In SIGGRAPH '01.
24. J. Meng, D. Tarjan, and K. Skadron. Dynamic warp subdivision for int rated branch and memory divergence tolerance. In ISCA '10.
25. M. Moudgill, K. Pingali, and S. Vassiliadis. Register renaming and dynamic speculation: an alternative approach. In MICRO '93.
26. NVIDIA. NVIDIA's Next Generation CUDA Compute Architecture: Fermi, Ver. 1.1. 2009.
27. NVIDIA. NVIDIA CUDA C Programming Guide, Ver. 3.1.1. 2010.
28. A. Padegs, B. Moore, R. Smith, and W. Buchholz. The IBM System/370 vector architecture: design considerations. Computers, IEEE Transactions on, 37(5):509-520, May 1988.
29. J. S. Plank, Y. Chen, K. Li, M. Beck, and G. Kingsley. Memory exclusion: Optimizing the performance of checkpointing systems. Software - Practice & Experience, 29(2):125-142, 1999.
30. J. Ray, J. Hoe, and B. Falsafi. Dual use of superscalar datapath for transient-fault detection and recovery. In MICRO '01.
31. V. J. Reddi, M. S. Gupta, G. H. Holloway, G.-Y. Wei, M. D. Smith, and D. Brooks. Voltage emergency prediction: Using signatures to reduce operating margins. In HPCA '09.
32. M. Rosenblum, E. Bugnion, S. A. Herrod, E. Witchel, and A. Gupta. The impact of architectural trends on operating system performance. In SOSP '95.
33. K. W. Rudd. Efficient exception handling techniques for high-performance processor architectures. Departments of Electrical Engineering and Computer Science, Stanford University, Technical Report CSL-TR -97-732, August 1997.
34. A. Saulsbury and D. Rice. Microprocessor with reduced context switching and overhead and corresponding method. United States Patent 6,314,510, November 2001.
35. J. W. Sheaffer, D. P. Luebke, and K. Skadron. A hardware redundancy and recovery mechanism for reliable scientific computation on graphics processors. In EUROGRAPHICS '07
36. J. E. Smith and A. R. Pleszkun. Implementing precise interrupts in pipelined processors. IEEE Transactions on Computers, 37:562-573, May 1988.
37. J. S. Snyder, D. B. Whalley, and T. P. Baker. Fast context switches: Compiler and architectural support for preemptive scheduling. Microprocessors and Microsystems, 19(1):35-42, 1995.
38. G. S. Sohi and S. Vajapeyam. Instruction issue logic for high-performance, interruptable pipelined processors. In ISCA '87.
39. H. Torng and M. Day. Interrupt handling for out-of-order execution processors. Computers, IEEE Transactions on, 42(1), 1993.
40. W. J. van der Laan. Decuda SM 1.1 (G80) disassembler. https://github.com/laanwj/decuda.
41. K. C. Yeager. The MIPS R10000 superscalar microprocessor. IEEE Micro, 16(2):28-40, 1996.
42. T.-Y. Yeh and Y. N. Patt. Two-level adaptive training branch prediction. In MICRO '91.
43. X. Zhou and P. Petrov. Rapid and low-cost context-switch through embedded processor customization for real-time and control applications. In DAC '06.