Idempotent processor architecture

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2011, Pages 140-151

  De Kruijf, Marc ^a   Sankaralingam, Karthikeyan ^a  

^a UNIVERSITY OF WISCONSIN MADISON   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARK SUITES; BRANCH PREDICTION; DEPENDENCE PREDICTION; EXECUTION PARADIGM; GEOMETRIC MEAN; HARDWARE COMPLEXITY; HARDWARE FAULTS; OUT OF ORDER; PROCESSOR ARCHITECTURES; QUANTITATIVE RESULT; RE-EXECUTION; SPECULATIVE EXECUTION; TECHNOLOGY SCALING;

ARCHITECTURE; ENERGY EFFICIENCY; HARDWARE; PROGRAM COMPILERS; RECOVERY;

COMPUTER ARCHITECTURE;

EID: 84858772630     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2155620.2155637     Document Type: Conference Paper

References (41)

1. Parboil Benchmark Suite. http://impact.crhc.illinois.edu/parboil.php.
2. IEEE standard for floating-point arithmetic. IEEE Std 754-2008, pages 1-58, 2008.
3. International technology roadmap for semiconductors, 2009. http://www.itrs.net.
4. H. Akkary, R. Rajwar, and S. Srinivasan. Checkpoint processing and recovery: Towards scalable large instruction window processors. In MICRO '03, pages 423-434.
5. ARM. Cortex-A8 Technical Reference Manual, Rev. r2p1.
6. M. Baron. Cortex-A8: High speed, low power. Microprocessor Report, 2005.
7. G. B. Bell and M. H. Lipasti. Deconstructing commit. In ISPASS '04, pages 68-77.
8. C. Bienia, S. Kumar, J. P. Singh, and K. Li. The PARSEC benchmark suite: Characterization and architectural implications. In PACT '08, pages 72-81.
9. N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. Saidi, and S. K. Reinhardt. The M5 simulator: Modeling networked systems. IEEE Micro, 26:52-60, July 2006.
10. E. Borch, S. Manne, J. Emer, and E. Tune. Loose loops sink chips. In HPCA '02, pages 299-310.
11. N. Clark, A. Hormati, and S. Mahlke. Veal: Virtualized execution accelerator for loops. In ISCA '08, pages 389-400.
12. Compaq. Alpha architecture handbook. October 1998.
13. A. Cristal, D. Ortega, J. Llosa, and M. Valero. Out-of-order commit processors. In HPCA '04.
14. M. de Kruijf and K. Sankaralingam. Compiler construction of idempotent regions. Technical Report TR-1700, University of Wisconsin-Madison, Department of Computer Sciences, 2011.
15. J. H. Edmondson, P. Rubinfeld, R. Preston, and V. Rajagopalan. Superscalar instruction execution in the 21164 alpha microprocessor. IEEE Micro, 15(2):33-43, 1995.
16. H. Esmaeilzadeh, E. Blem, R. S. Amant, K. Sankaralingam, and D. Burger. Dark silicon and the end of multicore scaling. In ISCA '10.
17. A. González, F. Latorre, and G. Magklis. Processor Microarchitecture: An Implementation Perspective. Morgan & Claypool, 2010.
18. V. Govindaraju, C.-H. Ho, and K. Sankaralingam. Dynamically specialized datapaths for energy efficient computing. In HPCA '11.
19. M. Gschwind and E. R. Altman. Precise exception semantics in dynamic compilation. In CC '02, pages 95-110.
20. L. Gwennap. Mobile processors multiply at MWC. Microprocessor Report, 2011.
21. T. R. Halfill. Intel's tiny Atom. Microprocessor Report, April 2008.
22. R. Hameed, W. Qadeer, M. Wachs, O. Azizi, A. Solomatnikov, B. C. Lee, S. Richardson, C. Kozyrakis, and M. Horowitz. Understanding sources of inefficiency in general-purpose chips. In ISCA '10.
23. M. Hampton. Reducing Exception Management Overhead with Software Restart Markers. PhD thesis, Massachusetts Institute of Technology, 2008.
24. M. Hempstead, G.-Y. Wei, and D. Brooks. Navigo: An early-stage model to study power-contrained architectures and specialization. In Proceedings of Workshop on Modeling, Benchmarking, and Simulations (MoBS), 2009.
25. A. Hilton, S. Nagarakatte, and A. Roth. iCFP: Tolerating all-level cache misses in in-order processors. In HPCA '09, pages 431-442.
26. W. W. Hwu and Y. N. Patt. Checkpoint repair for out-of-order execution machines. In ISCA '87, pages 18-26.
27. IBM. SPU Instruction Set Architecture, Rev. 1.2. 2007.
28. Intel. Intel 64 and IA-32 Architectures Software Developer's Manual. 2011.
29. J. A. Kahle, M. N. Day, H. P. Hofstee, C. R. Johns, T. R. Maeurer, and D. Shippy. Introduction to the Cell multiprocessor. IBM Journal of Research and Development, 49(4/5), September 2005.
30. S. W. Kim, C.-L. Ooi, R. Eigenmann, B. Falsafi, and T. N. Vijaykumar. Exploiting reference idempotency to reduce speculative storage overow. ACM Trans. Program. Lang. Syst., 28:942-965, September 2006.
31. C. Lattner and V. Adve. LLVM: A compilation framework for lifelong program analysis & transformation. In CGO '04, pages 75-88.
32. C.-C. J. Li, S.-K. Chen, W. K. Fuchs, and W.-M. W. Hwu. Compiler-based multiple instruction retry. IEEE Transactions on Computers, 44(1):35-46, 1995.
33. S. A. Mahlke, W. Y. Chen, W.-m. W. Hwu, B. R. Rau, and M. S. Schlansker. Sentinel scheduling for VLIW and superscalar processors. In ASPLOS '92, pages 238-247.
34. J. Martinez, J. Renau, M. Huang, and M. Prvulovic. Cherry: Checkpointed early resource recycling in out-of-order microprocessors. In MICRO '02.
35. S. Nekkalapu, H. Akkary, K. Jothi, R. Retnamma, and X. Song. A simple latency tolerant processor. In ICCD '08, pages 384-389.
36. O. Shivers, J. W. Clark, and R. McGrath. Atomic heap transactions and fine-grain interrupts. In ICFP '99.
37. J. E. Smith and A. R. Pleszkun. Implementing precise interrupts in pipelined processors. IEEE Transactions on Computers, 37:562-573, May 1988.
38. G. S. Sohi and S. Vajapeyam. Instruction issue logic for high-performance, interruptable pipelined processors. In ISCA '87, pages 27-34.
39. Standard Performance Evaluation Corporation. SPEC CPU2006, 2006.
40. G. Venkatesh, J. Sampson, N. Goulding, S. Garcia, V. Bryksin, J. Lugo-Martinez, S. Swanson, and M. B. Taylor. Conservation cores: reducing the energy of mature computations. In ASPLOS '10, pages 205-218.
41. S. Weintraub. Industry first: Smartphones pass PCs in sales. http://tech.fortune.cnn.com/2011/02/07/idc-smartphone-shipment-numbers-passed- pc-in-q4-2010/.