Implementing virtual memory in a vector processor with software restart markers

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2006, Pages 135-144

  Hampton, Mark ^a   Asanovi, Krste ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Exception handling; Vector processors

Indexed keywords

CONTEXT SWITCH; EXCEPTION HANDLING; VECTOR PROCESSORS;

MATHEMATICAL MODELS; PROGRAM PROCESSORS; SOFTWARE ENGINEERING; VIRTUAL REALITY;

DATA STORAGE EQUIPMENT;

EID: 34547478253     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1183401.1183422     Document Type: Conference Paper

References (31)

1. Trimaran homepage. http://www.trimaran.org.
2. K. Asanović. Vector Microprocessors. PhD thesis, University of California at Berkeley, May 1998.
3. D. I. August et al. Sentinel scheduling with recovery blocks. Technical Report CRHC-95-05, Center for Reliable and High-Performance Computing, University of Illinois at Urbana-Champaign, January 1995.
4. K. Bala et al. Software prefetching and caching for translation lookaside buffers. In OSDI-1, November 1994.
5. D. H. Brown Associates, Inc. Cray launches X1 for extreme supercomputing, November 2002.
6. W. Buchholz. The IBM System/370 vector architecture. IBM Systems Journal, 25(1), 1986.
7. DEC. Exception reporting mechanism for a vector processor. U.S. Patent 5,043,867, August 1991.
8. R. Espasa et al. Out-of-order vector architectures. In MICRO-30, December 1997.
9. R. Espasa et al. Tarantula: a vector extension to the Alpha architecture. In ISCA-29, May 2002.
10. R. Espasa and M. Valero. Decoupled vector architectures. In HPCA-2, February 1996.
11. R. E. Hank et al. Region-based compilation: an introduction and motivation. In MICRO-28, December 1995.
12. J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach, chapter Appendix G. Morgan Kaufman Publishers, third edition, 2003.
13. W. W. Hwu and Y. N. Patt. Checkpoint repair for out-of-order execution machines. In ISCA-14, June 1987.
14. B. L. Jacob and T. N. Mudge. A look at several memory management units, TLB-refill mechanisms, and page table organizations. In ASPLOS-8, October 1998.
15. G. Kane. MIPS RISC Architecture (R2000/R3000). Prentice Hall, 1989.
16. K. Kitagawa, et al. A hardware overview of SX-6 and SX-7 supercomputer. NEC Research & Development Journal, 44(1), January 2003.
17. A. Klaiber. The technology behind Crusoe processors. White paper, Transmeta Corporation, January 2000.
18. C. Kozyrakis. Scalable vector media-processors for embedded systems. PhD thesis, University of California at Berkeley, May 2002.
19. C. Kozyrakis and D. Patterson. Overcoming the limitations of conventional vector processors. In ISCA-30, June 2003.
20. R. Krashinsky et al. The vector-thread architecture. In ISCA-31, June 2004.
21. S. Larsen et al. Exploiting vector parallelism in software pipelined loops. In MICRO-38, November 2005.
22. C. G. Lee and M. G. Stoodley. Simple vector microprocessors for multimedia applications. In MICRO-31, 1998.
23. S. A. Mahlke et al. Sentinel scheduling for VLIW and superscalar processors. In ASPLOS-5, October 1992.
24. M. Moudgill and S. Vassiliadis. Precise interrupts. IEEE Micro, 16(1), February 1996.
25. D. A. Padua, and M. J. Wolfe. Advanced compiler optimizations for supercomputers. CACM, 29(12), 1986.
26. F. Quintana, J. Corbal, R. Espasa, and M. Valero. Adding a vector unit to a superscalar processor. In ICS-13, June 1999.
27. R. M. Russell. The Cray-1 computer system. CACM, 21(1), 1978.
28. R. L. Sites. Alpha Architecture Reference Manual. Digital Press, October 1992.
29. R. Uhlig et al. Design tradeoffs for software-managed TLBs. A CM Transactions on Computer Systems, 12(3), August 1994.
30. T. Utsumi et al. Architecture of the VPP500 parallel supercomputer. In ICS-8, November 1994.
31. R. P. Wilson et al. SUIF: An infrastructure for research on parallelizing and optimizing compilers. ACM SIGPLAN Notices, 29(12), December 1994.