Distance-aware round-robin mapping for large NUCA caches

16th International Conference on High Performance Computing, HiPC 2009 - Proceedings

Volumn , Issue , 2009, Pages 79-88

  Ros, Alberto ^a   Cintra, Marcelo ^b   Acacio, Manuel E ^a   García, José M ^a  

^a UNIVERSITY OF MURCIA   (Spain)

^b UNIVERSITY OF EDINBURGH   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

AVERAGE EXECUTION TIME; CACHE ACCESS; CACHE INDEXING; EXECUTION TIME; HARDWARE STRUCTURES; IN-NETWORK; MANY-CORE ARCHITECTURE; MEMORY BLOCKS; MEMORY PAGES; OFF-CHIP; ON-CHIP NETWORKS; PARALLEL APPLICATION; PHYSICAL MAPPING; ROUND ROBIN; ROUND-ROBIN FASHIONS; UPPER BOUND;

INDEXING (OF INFORMATION); MAPPING;

CACHE MEMORY;

EID: 77952160685     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HIPC.2009.5433220     Document Type: Conference Paper

References (25)

1. H. Q. Le, W. J. Starke, J. S. Fields, F. P. O'Connell, D. Q. Nguyen, B. J. Ronchetti, W. M. Sauer, E. M. Schwarz, and M. T. Vaden, "IBM POWER6 microarchitecture," IBM Journal of Research and Development, vol. 51, no. 6, pp. 639-662, Nov. 2007.
2. M. Shah, et al, "UltraSPARC T2: A highly-threaded, power-efficient, SPARC SoC," in IEEE Asian Solid-State Circuits Conference, Nov. 2007, pp. 22-25.
3. M. Azimi, et al, "Integration challenges and tradeoffs for tera-scale architectures," Intel Technology Journal, vol. 11, no. 3, pp. 173-184, Aug. 2007.
4. N. Sakran, M. Uffe, M. Mehelel, J. Dowweck, E. Knoll, and A. Kovacks, "The implementation of the 65nm dual-core 64b merom processor," in IEEE Int'l Solid-State Circuits Conference (ISSCC), Feb. 2007, pp. 106-590.
5. C. Kim, D. Burger, and S. W. Keckler, "An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches," in 10th Int. Conf. on Architectural Support for Programming Language and Operating Systems (ASPLOS), Oct. 2002, pp. 211-222.
6. J. Huh, C. Kim, H. Shafi, L. Zhang, D. Burger, and S. W. Keckler, "A NUCA substrate for flexible CMP cache sharing," in 19th Int'l Conference on Supercomputing (ICS), Jun. 2005, pp. 31-40.
7. M. Zhang and K. Asanovic, "Victim replication: Maximizing capacity while hiding wire delay in tiled chip multiprocessors," in 32nd Int'l Symp. on Computer Architecture (ISCA), Jun. 2005, pp. 336-345.
8. G. H. Loh, "3d-stacked memory architectures for multi-core processors," in 35th Int'l Symp. on Computer Architecture (ISCA), Jun. 2008, pp. 453-464.
9. S. Cho and L. Jin, "Managing distributed, shared L2 caches through OS-level page allocation," in 39th IEEE/ACM Int'l Symp. on Microarchitecture (MICRO), Dec. 2006, pp. 455-465.
10. S. Chaudhry, P. Caprioli, S. Yip, and M. Tremblay, "High-performance throughput computing," IEEE Micro, vol. 25, no. 3, pp. 32-45, May 2005.
11. S. Das, A. Fan, K.-N. Chen, C. S. Tan, N. Checka, and R. Reif, "Technology, performance, and computer-aided design of three-dimensional integrated circuits," in Int'l Symposium on Physical Design, Apr. 2004, pp. 108-115.
12. J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, 4th ed. Morgan Kaufmann Publishers, Inc., 2007.
13. P. S. Magnusson, et al, "Simics: A full system simulation platform," IEEE Computer, vol. 35, no. 2, pp. 50-58, Feb. 2002.
14. M. M. Martin, et al, "Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset," Computer Architecture News, vol. 33, no. 4, pp. 92-99, Sep. 2005.
15. V. Puente, J. A. Gregorio, and R. Beivide, "SICOSYS: An integrated framework for studying interconnection network in multiprocessor systems," in 10th Euromicro Workshop on Parallel, Distributed and Network-based Processing, Jan. 2002, pp. 15-22.
16. S. Thoziyoor, N. Muralimanohar, J. H. Ahn, and N. P. Jouppi, "Cacti 5.1," HP Labs, Tech. Rep. HPL-2008-2020, Apr. 2008.
17. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta, "The SPLASH-2 programs: Characterization and methodological considerations," in 22nd Int'l Symp. on Computer Architecture (ISCA), Jun. 1995, pp. 24-36.
18. S. S. Mukherjee, S. D. Sharma, M. D. Hill, J. R. Larus, A. Rogers, and J. Saltz, "Efficient support for irregular applications on distributedmemory machines," in 5th Int'l Symp. on Principles & Practice of Parallel Programming (PPoPP), Jul. 1995, pp. 68-79.
19. A. R. Alameldeen and D. A. Wood, "Variability in architectural simulations of multi-threaded workloads," in 9th Int'l Symp. on High-Performance Computer Architecture (HPCA), Feb. 2003, pp. 7-18.
20. Z. Chishti, M. D. Powell, and T. N. Vijaykumar, "Distance associativity for high-performance energy-efficient non-uniform cache architectures," in 36th IEEE/ACM Int'l Symp. on Microarchitecture (MICRO), Dec. 2003, pp. 55-66.
21. B. M. Beckmann and D. A. Wood, "Managing wire delay in large chipmultiprocessor caches," in 37th IEEE/ACM Int'l Symp. on Microarchitecture (MICRO), Dec. 2004, pp. 319-330.
22. M. Zhang and K. Asanovic, "Victim migration: Dynamically adapting between private and shared CMP caches," Massachusetts Institute of Technology Computer Science and Artificial Intelligence Laboratory, Tech. Rep., Oct. 2005.
23. J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan, "Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems," in 14th Int'l Symp. on High-Performance Computer Architecture (HPCA), Feb. 2008, pp. 367-378.
24. M. Awasthi, K. Sudan, R. Balasubramonian, and J. Carter, "Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches," in 15th Int'l Symp. on High-Performance Computer Architecture (HPCA), Feb. 2009, pp. 250-261.
25. M. Chaudhuri, "PageNUCA: Selected policies for page-grain locality management in large shared chip-multiprocessor caches," in 15th Int'l Symp. on High-Performance Computer Architecture (HPCA), Feb. 2009, pp. 227-238.