The design of all-digital polar transmitter based on ADPLL and phase synchronized modulator

IEEE Journal of Solid-State Circuits

Volumn 47, Issue 5, 2012, Pages 1154-1164

  Chen, Jian ^a   Rong, Liang ^a   Jonsson, Fredrik ^a   Yang, Geng ^a   Zheng, Li Rong ^a,b  

^a ROYAL INSTITUTE OF TECHNOLOGY   (Sweden)

^b FUDAN UNIVERSITY   (China)

Author keywords

ADPLL; all digital; class C DCO; class D PA; CMOS; Delta Sigma; polar transmitter

Indexed keywords

ADPLL; ALL DIGITAL; CLASS-C DCO; CLASS-D; CMOS; DELTA SIGMA; POLAR TRANSMITTER;

PHASE MODULATION; POWER AMPLIFIERS; TRANSMITTERS;

MODULATORS;

EID: 84860475717     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2012.2186720     Document Type: Conference Paper

References (24)

1. L. R. Kahn, "Single-sideband transmission by envelope elimination and restoration, " in Proc. IRE, Jul. 1952, vol. 40, no. 7, pp. 803-806.
2. J. Mehta, R. B. Staszewski, and O. Eliezer et al. , "A 0. 8 mm2 all-digital SAW-less polar transmitter 65 nm EDGE SoC, " in IEEE ISSCC Dig. , Feb. 2010, pp. 58-59.
3. M. Elliott, T. Montalvo, B. Jeffries, F. Murden, J. Strange, A. Hill, S. Nandipaku, and J. Harrebek, "A polar modulator transmitter for EDGE, " in IEEE ISSCC Dig. , 2004, pp. 190-191.
4. J. Choi, J. Yim, J. Yang, J. Kim, J. Cha, D. Kang, D. Kim, and B. Kim, "A -digitized polar RF transmitter, " IEEE Trans. Microw. Theory Tech. , vol. 55, no. 12, pp. 2679-2690, Dec. 2007.
5. M. Nielsen and T. Larsen, "A transmitter architecture based on Delta Sigma modulation and switch-mode power amplification, " IEEE Trans. Circuits Syst. II, vol. 54, no. 8, pp. 735-739, Aug. 2007. (Pubitemid 47250017)
6. R. B. Staszewski, J. L. Wallberg, S. Rezeq, C. -M. Hung, O. E. Eliezer, S. K. Vemulapalli, C. Fernando, K. Maggio, R. Staszewski, N. Barton, M. -C. Lee, P. Cruise, M. Entezari, K. Muhammad, and D. Leipold, "All-digital PLL and transmitter for mobile phone, " IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2469-2482, Dec. 2005.
7. R. B. Staszewski, K. Muhammad, D. Leipold, C. -M. Hung, Y. -C. Ho, J. L. Wallberg, C. Fernando, K. Maggio, R. Staszewski, T. Jung, J. Koh, S. John, I. Y. Deng, V. Sarda, O. Moreira-Tamayo, V. Mayega, R. Katz, O. Friedman, O. E. Eliezer, E. de-Obaldia, and P. T. Balsara, "All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio 130-nm CMOS, " IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2278-2291, Dec. 2004.
8. T. -P. Hung, J. Rode, L. E. Larson, and P. M. Asbeck, "Design of HBridge class-D power amplifiers for digital pulse modulation transmitters, " IEEE Trans. Microw. Theory Tech. , vol. 55, no. 12, pp. 2845-2855, Dec. 2007. (Pubitemid 350240021)
9. T. Johnson and S. P. Stapleton, "RF class-D amplification with bandpass Sigma Delta modulator drive signals, " IEEE Trans. Circuits Syst. I, vol. 53, no. 12, pp. 2507-2520, Dec. 2006. (Pubitemid 46002249)
10. J. Chen, L. Rong, F. Jonsson, and L. R. Zheng, "All-digital transmitter based on ADPLL and phase synchronized delta sigma modulator, " in IEEE RFIC Symp. Dig. , Jul. 2011, pp. 1-4.
11. Y. Wang, "An improved kahn transmitter architecture based on deltasigma modulation, " in Proc. IEEE Int. Microwave Symp. , Jun. 2003, vol. 2, pp. 1327-1330.
12. R. B. Staszewski, D. Leipold, K. Muhammad, and P. T. Balsara, "Digitally controlled oscillator (DCO)-based architecture for RF frequency synthesis a deep-submicrometerCMOS process, " IEEE Trans. Circuits Syst. II, vol. 50, no. 11, pp. 815-828, Nov. 2003.
13. R. B. Staszewski and P. T. Balsara, "Phase-doma all-digital phaselocked loop, " IEEE Trans. Circuits Syst. II, vol. 52, no. 3, pp. 159-163, Mar. 2005.
14. F. M. Gardner, Phaselock Techniques. New York: Wiley, 1979.
15. A. Hajimiri and T. H. Lee, "Design issues CMOS differential LC oscillators, " IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 717-724, May 1999.
16. J. Chen, F. Jonsson, L. R. Zheng, H. Tenhunen, and D. Zhou, "Sizing of MOS device LC-tank oscillators, " in Proc. IEEE Norchip, Nov. 2007, pp. 1-6.
17. A. Mazzanti and P. Andreani, "A 1. 4 mW 4. 90-to-5. 65 GHz class-C CMOS VCO with an average FoM of 194. 5 dBc/Hz, " in IEEE ISSCC Dig. , Feb. 2008, pp. 474-476.
18. J. Chen, F. Jonsson, H. Olsson, L. R. Zheng, and D. Zhou, "A current shaping technique to lower phase noise LC oscillators, " Proc. IEEE Electronics, Circuits and Systems (ICECS), pp. 392-395, Aug. 2008.
19. J. Chen, F. Jonsson, M. Carlsson, C. Hedenäs, and L. R. Zheng, "A low power, startup ensured and constant amplitude class-C VCO 0. 18 m CMOS, " IEEE Microw. Wireless Compon. Lett. , vol. 21, no. 8, pp. 427-429, Aug. 2011.
20. P. Dudek, S. Szczepanski, and J. Hatfield, "A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line, " IEEE J. Solid- State Circuits, vol. 35, no. 2, pp. 240-247, Feb. 2000. (Pubitemid 30557812)
21. B. Helal, M. Straayer, and M. H. Perrott, "A low jitter 1. 6 GHz multiplying DLL utilizing a scrambling time-to-digital converter and digital correlation, " in IEEE VLSI Symp. Dig. , Jun. 2007, pp. 166-167. (Pubitemid 351306608)
22. B. N. Nikolic, V. G. Oklobdzija, V. Stajonovic, W. Jia, J. Chiu, and M. Leung, "Improved sense-amplifier-based flip-flop: Design andmeasurements, " IEEE J. Solid-State Circuits, vol. 35, no. 6, pp. 876-884, Jun. 2000.
23. K. Muhammad et al. , "A low-cost quad-band single-chip GSM/GPRS radio 90 nm digital CMOS, " in IEEE RFIC Symp. Dig. , Jun. 2009, pp. 197-200.
24. J. Chen, F. Jonsson, and L. -R. Zheng, "A fast and accurate phase noise measurement of free running oscillators using a single spectrum analyzer, " in Proc. IEEE Norchip, Nov. 2010, pp. 1-4.