All-digital transmitter based on ADPLL and phase synchronized delta sigma modulator

Digest of Papers - IEEE Radio Frequency Integrated Circuits Symposium

Volumn , Issue , 2011, Pages

  Chen, Jian ^a   Rong, Liang ^a   Jonsson, Fredrik ^a   Zheng, Li Rong ^a  

^a ROYAL INSTITUTE OF TECHNOLOGY   (Sweden)

Author keywords

ADPLL; All digital; Delta Sigma; polar transmitter; transmitter

Indexed keywords

ADPLL; ALL DIGITAL; ALL-DIGITAL PLL; CLASS-D; DELTA SIGMA; DELTA SIGMA MODULATOR; DIFFERENTIAL SIGNALING; DIGITAL CMOS; DIGITAL TRANSMITTERS; FILTER DESIGNS; FUNDAMENTAL TONES; HIGH EFFICIENCY; HIGH HARMONICS; LOW NOISE; LOW-PASS; MEASUREMENT RESULTS; NOVEL ARCHITECTURE; ON-CHIP FILTERS; OVERSAMPLE; POLAR TRANSMITTER;

CMOS INTEGRATED CIRCUITS; DC POWER TRANSMISSION; DELTA SIGMA MODULATION; DIGITAL RADIO; MODULATORS; PHASE MODULATION; RADIO; RADIO BROADCASTING; RADIO WAVES; SIGNAL PROCESSING; TRANSMITTERS;

DIGITAL INTEGRATED CIRCUITS;

EID: 79960766547     PISSN: 15292517     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RFIC.2011.5940595     Document Type: Conference Paper

References (11)

1. L. R. Kahn, "Single-sideband transmission by envelope elimination and restoration," in Proc. IRE, Jul. 1952, vol. 40, no. 7, pp. 803-806.
2. M. Elliott, et al.,"A polar modulator transmitter for EDGE", ISSCC Dig. Tech. Papers, pp. 190, 2004.
3. R. B. Staszewski, et al., "All-digital PLL and transmitter for mobile phones", IEEE J. Solid-State Circuits, vol. 40, pp. 2469 2005.
4. K. Muhammad, et al. ,"A Low-Cost Quad-Band Single-Chip GSM/GPRS Radio in 90nm Digital CMOS," RFIC, pp. 197-200, 2009.
5. J. Mehta, et al., "A 0.8mm2 All-Digital SAW-Less Polar Transmitter in 65nm EDGE SoC," ISSCC Dig. Tech. Papers, pp. 58-59, Feb. 2010.
6. M. Nielsen and T. Larsen,, "A Transmitter Architecture Based on Delta Sigma Modulation and Switch-Mode Power Amplification," IEEE Transactions on Circuits and Systems, pp. 735-739, 2007.
7. A. Mazzanti and P. Andreani "A 1.4 mW 4.90-to-5.65 GHz class-C CMOS VCO with an average FoM of 194.5 dBc/Hz," ISSCC, pp.474-629, 2008.
8. J. Chen, F. Jonsson, H. Olsson, L. R. Zheng and D. Zhou, "A current shaping technique to lower phase noise in LC oscillators," in Proc. IEEE Electronics, Circuits and Systems (ICECS), pp.392-395, Aug. 2008.
9. P. Dudek, S. Szczepanski, and J. Hatfield, "A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line," IEEE Journal of Solid-State Circuits, vol. 35, no. 2, pp. 240-247, Feb. 2000.
10. B. Helal, M. Straayer, and M. H. Perrott, "A low jitter 1.6 GHz multiplying DLL utilizing a scrambling time-to-digital converter and digital correlation," in VLSI Symp., pp. 166-167, Jun. 2007.
11. B. N. Nikolic, V. G. Oklobdzija, V. Stajonovic, et. al., "Improved sense-amplifier-based flip-flop: design and measurements," IEEE Journal of Solid-State Circuits, vol. 35, no. 6, pp. 876-884, June 2000.