A light-weight approach to dynamical runtime linking supporting heterogenous, parallel, and reconfigurable architectures

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5455 LNCS, Issue , 2009, Pages 60-71

  Buchty, Rainer ^a   Kramer, David ^a   Kicherer, Mario ^a   Karl, Wolfgang ^a  

^a UNIVERSITY OF KARLSRUHE   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

HARDWARE ACCELERATORS; LIGHT WEIGHTS; ON DEMANDS; PROGRAMMABILITY; RE-CONFIGURABLE; RE-CONFIGURABLE ARCHITECTURES; RECONFIGURABLE PROCESSING UNITS; RUN-TIME; SOURCE CODES; SPECIFIC HARDWARES; SYSTEM CONFIGURATIONS;

ACCESS CONTROL; DECISION TREES;

PARALLEL ARCHITECTURES;

EID: 63449095902     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-00454-4_9     Document Type: Conference Paper

References (17)

1. Advanced Micro Devices. AMD Fusion Whitepaper, http://www.amd.com/us/ MarketingDownloads/ AMD-fusion-Whitepaper.pdf
2. Hormati, A., Kudlur, M., Bacon, D., Mahlke, S., Rabbah, R.: Optimus: Efficient Realization of Streaming Applications on FPGAs. In: Proceedings of the 2008 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES) (to appear) (October 2008)
3. Becker, J., Brändle, K., Brinkschulte, U., Henkel, J., Karl, W., Köster, T., Wenz, M., Wörn, H.: Digital On-Demand Computing Organism for Real-Time Systems. In: Karl, W., Becker, J., Grobietsch, K.-E., Hochberger, C, Maehle, E. (eds.) Workshop Proceedings of the 19th International Conference on Architecture of Computing Systems (LNI P81), March 2006, pp. 230-245 (2006)
4. Khronos Group. Khronos OpenCL API Registry (December (2008), http://www.khronos.org/registry/cl/
5. Haase, J., Eschmann, E, Klauer, B., Waldschmidt, K.: The SDVM: A Self Distributing Virtual Machine for computer clusters. In: M̈lller-Schloer, C, Ungerer, T., Bauer, B. (eds.) ARCS 2004. LNCS, vol. 2981, pp. 9-19. Springer, Heidelberg (2004)
6. Held, J., Bautista, J., Koehl, S.: From a Few Cores to Many: A Tera-scale Computing Research Overview. Research at Intel Whitepaper (2006), http://download.intel.com/research/platform/terascale/ terascale-overview-paper. pdf
7. R: A Scalable Firmware for FPGA-based Multi-Core Systems-on-Chip. In: 9th Workshop on Parallel Systems and Algorithms (PASA 2008), Dresden, Germany, vol. LNI P-124, pp. 59-68. GI e.V. (January 2008)
8. Linderman, M.D., Collins, J.D., Wang, H., Meng, T.H.: Merge: a programming model for heterogeneous multi-core systems. In: ASPLOS XIII: Proceedings of the 13th international conference on Architectural support for programming languages and operating systems, pp. 287-296. ACM, New York 2008)
9. Lindholm, T., Yellin, F: The Java Virtual Machine Specification. Sun Microsystems, 2nd edn. (1999) ISBN 978-0201432947, http://java.sun.com/docs/ books/jvms/
10. Jones, M.T.: Access the Linux kernel using the /proc filesystem. In: IBM developerWorks 2006),http://www.ibm.com/developerworks/library/l-proc.html
11. Olukotun, K., et al.: Towards Pervasive Parallelism. In: Barcelona Multicore Workshop (BMW (June 2008), http://ppl.Stanford.edu/wiki/images/9/93/ PPL.pdf
12. Huang, S., Hormati, A., Bacon, D., Rabbah, R.: Liquid Metal: Object-Oriented Programming Across the Hardware/Software Boundary. In: Vitek, J. (ed.) ECOOP 2008. LNCS, vol. 5142, pp. 76-103. Springer, Heidelberg (2008)
13. The Santa Cruz Operation, Inc. System V Application Binary Interface (Edition 4.1) (1997), http://www.caldera.com/developers/devspecs/gabi41.pdf
14. Vassiliadis, S., Wong, S., Cotofana, S.D.: The MOLEN μ-coded Processor. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol. 2147, pp. 275-285. Springer, Heidelberg (2001)
15. Shukla, V: Explore the Linux memory model. In: IBM developerWorks (2006), http://www.ibm.com/developerworks/linux/library/1-memmod/
16. Wang, PH., Collins, J.D., Chinya, G.N., Jiang, H., Tian, X., Girkar, M., Yang, N.Y, Lueh, G.-Y, Wang, H.: EXOCHI: architecture and programming environment for a heterogeneous multi-core multithreaded system. SIGPLAN Not 42(6), 156-166 (2007)
17. TM Family FPGAs (2008), http://www.xilinx.com/products/silicon-solutions/fpgas/virtex/index.htm